

# FDR840P

# P-Channel 2.5V Specified PowerTrench® MOSFET

# **General Description**


This P-Channel 2.5V specified MOSFET uses a rugged gate PowerTrench process. It has been optimized for power management applications with a wide range of gate drive voltage (2.5V-12V).


# **Applications**

- · Power management
- · Load switch
- Battery protection

# **Features**

- -10 A, -20 V.  $R_{DS(ON)}$  = 12 m $\Omega$  @  $V_{GS}$  = -4.5 V  $R_{DS(ON)}$  = 17.5 m $\Omega$  @  $V_{GS}$  = -2.5 V
- Fast switching speed.
- High performance trench technology for extremely low  $R_{\mbox{\scriptsize DS(ON)}}$
- · High power and current handling capability





# Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units	
V <sub>DSS</sub>	Drain-Source Voltage		-20	V
V <sub>GSS</sub>	Gate-Source Voltage		± 12	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	-10	Α
	- Pulsed		-50	
P <sub>D</sub>	Power Dissipation for Single Operation	(Note 1a)	1.8	W
		(Note 1b)	1.0	
		(Note 1c)	0.9	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperat	-55 to +150	°C	

# **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	70	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	20	°C/W

**Package Marking and Ordering Information** 

Device Marking	Device Marking Device		Tape width	Quantity
FDR840P	FDR840P FDR840P		12mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics				I.	I.
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-20			V
$\Delta BV_{DSS} \over \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$ , Referenced to 25°C		-12		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V},  V_{GS} = 0 \text{ V}$			-1	μА
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	V <sub>GS</sub> = 12 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse	$V_{GS} = -12 \text{ V},  V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-0.6	-0.8	-1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$ , Referenced to 25°C		3		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$\begin{split} V_{GS} &= -4.5 \text{ V}, & I_D = -10 \text{ A} \\ V_{GS} &= -2.5 \text{ V}, & I_D = -8.4 \text{ A} \\ V_{GS} &= -4.5 \text{ V}, I_D = -10 \text{A}, T_J = 125 ^{\circ} \text{C} \end{split}$		10 14 13	12 17.5 18	mΩ
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, \qquad V_{DS} = -5 \text{ V}$	-50			Α
<b>g</b> FS	Forward Transconductance	$V_{DS} = -10 \text{ V}, \qquad I_{D} = -10 \text{ A}$		49		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -10 \text{ V},  V_{GS} = 0 \text{ V},$		4481		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz	1532		pF	
C <sub>rss</sub>	Reverse Transfer Capacitance			540		pF
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -5 \text{ V}, \qquad I_{D} = -1 \text{ A},$		15	30	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = -5 \text{ V}, \qquad I_{D} = -1 \text{ A}, \\ V_{GS} = -4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		15	30	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			120	240	ns
t <sub>f</sub>	Turn-Off Fall Time			60	120	ns
Qg	Total Gate Charge	$V_{DS} = -10 \text{ V}, \qquad I_{D} = -10 \text{ A},$		41	60	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = -4.5 \text{ V}$	6.4		nC	
$Q_{gd}$	Gate-Drain Charge			11.8		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain-Sourc				-1.5	Α
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_{S} = -1.5 \text{ A}  \text{(Note 2)}$		-0.65	-1.2	V


<sup>1.</sup> R<sub>BJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $\rm \,R_{\theta JC}$  is guaranteed by design while  $\rm R_{\theta CA}$  is determined by the user's board design.



a) 70°/W when mounted on a 1in² pad of 2 oz copper



b) 125°/W when mounted on a .04 in² pad of 2 oz copper



Scale 1:1 on letter size paper

**2.** Pulse Test: Pulse Width <  $300\mu$ s, Duty Cycle < 2.0%

# **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# **Typical Characteristics**






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.








Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.





# SSOT-8 Embossed Carrier Tape






	Dimensions are in millimeter													
Pkg type	Α0	В0	w	D0	D1	E1	E2	F	P1	P0	K0	Т	Wc	Тс
<b>SSOT-8</b> (12mm)	4.47 +/-0.10	5.00 +/-0.10	12.0 +/-0.3	1.55 +/-0.05	1.50 +/-0.10	1.75 +/-0.10	10.25 min	5.50 +/-0.05	8.0 +/-0.1	4.0 +/-0.1	1.37 +/-0.10	0.280 +/-0.150	9.5 +/-0.025	0.06 +/-0.02

Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).



Sketch A (Side or Front Sectional View)
Component Rotation





Sketch B (Top View)
Component Rotation



Sketch C (Top View)
Component lateral movement

# SSOT-8 Reel Configuration: Figur e 4.0







# 7" Diameter Option B Min Dim C Dim C

	Dimensions are in inches and millimeters								
Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
12mm	7" Dia	7.00 177.8	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	5.906 150	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4
12mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	7.00 178	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4



# SuperSOT™-8 (FS PKG Code 34, 35)






Scale 1:1 on letter size paper

Dimensions shown below are in: inches [millimeters]

Part Weight per unit (gram): 0.0416



STANDARD LEAD FINISH TI BE 200 MICROINCHES / 5.08 MICROMETERS MINIMUM TIN/LEAD (SOLDER) ON COPPER.

2. NO JEDEC REGISTRATION AS JAN. 1996

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$  $FASTr^{TM}$ PowerTrench® SyncFET<sup>TM</sup> QFET™ TinyLogic™ Bottomless™ GlobalOptoisolator™ QS<sup>TM</sup> UHC™ CoolFET™ GTO™ QT Optoelectronics™ **VCXTM** CROSSVOLT™ HiSeC™

DOME™ ISOPLANAR™ Quiet Series™
E²CMOS™ MICROWIRF™ SILENT SWITC

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.