

2-Output 1.8V PCIe Zero-Delay/Fanout Clock Buffer with Zo = 33Ohms

DATASHEET

Description

The 9DBV0231 is a member of Renesas' 1.8V Very-Low-Power (VLP) PCIe family. The device has 2 output enables for clock management.

Recommended Application

1.8V PCIe Gen1-5 Zero-Delay/Fan-out Buffer (ZDB/FOB)

Output Features

• Two 1-200MHz Low-Power (LP) HCSL DIF pairs


Key Specifications

- DIF cycle-to-cycle jitter < 50ps
- DIF output-to-output skew < 50ps
- PCIe Gen5 CC additive phase jitter < 40fs RMS
- 12kHz–20MHz additive phase jitter = 156fs RMS at 156.25MHz (typical)


Features/Benefits

- LP-HCSL outputs; save 4 resistors compared to standard HCSL outputs
- 35mW typical power consumption in PLL mode; reduced thermal concerns
- Spread Spectrum (SS) compatible; allows use of SS for EMI reduction
- OE# pins; support DIF power management
- HCSL compatible differential input; can be driven by common clock sources
- SMBus-selectable features; optimize signal integrity to application
 - Slew rate for each output
 - · Differential output amplitude
- Pin/software selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
- Outputs blocked until PLL is locked; clean system start-up
- Device contains default configuration; SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Space saving 4 × 4mm 24-VFQFPN; minimal board space

Block Diagram



Pin Configuration



24-pin VFQFPN, 4x4 mm, 0.5mm pitch

^ prefix indicates internal 120KOhm pull up resistor ^v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VDD/2) v prefix indicates internal 120KOhm pull down resistor

Power Management Table

CKPWRGD PD#	CLK IN	CLK IN SMBus		DIF	PLL	
CKFWKGD_FD#	CLK_IN	OEx bit	OEx# Pin	True O/P	Comp. O/P	PLL
0	X	Х	X	Low	Low	Off
1	Running	0	X	Low	Low	On ¹
1	Running	1	0	Running	Running	On ¹
1	Running	1	1	Low	Low	On ¹

^{1.} If Bypass mode is selected, the PLL will be off, and outputs will be running.

SMBus Address Table

Address	+ Read/Write bit
1101101	x

Power Connections

Pin Numb	er	Description
VDD	GND	Description
2	5	Input receiver analog
7	6	Digital Power
11,20	10,21	DIF outputs
16	15	PLL Analog

Frequency Select Table

FSEL	CLK_IN	DIFx
Byte3 [4:3]	(MHz)	(MHz)
00 (Default)	100.00	CLK_IN
01	50.00	CLK_IN
10	125.00	CLK_IN
11	Reserved	Reserved

PLL Operating Mode

		Byte1 [7:6]	Byte1 [4:3]
HiBW_BypM_LoBW#	MODE	Readback	Control
0	PLL Lo BW	00	00
M	Bypass	01	01
1	PLL Hi BW	11	11


Pin Descriptions

19 VOE1# IN down. 1 = disable outputs, 0 = enable outputs 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. GND Ground pin. Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 AVHIBW_BYPM_LOBW# LATCHED IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected.	Pin#	Pin Name	Type	Description
connect anything to this pin. 2 VDDR1.8 PWR 1.8V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately. 3 CLK IN IN True Input for differential reference clock. 4 CLK IN# IN Complementary Input for differential reference clock. 5 GNDR GND Analog Ground pin for the differential input (receiver) 6 GNDDIG GND Ground pin for digital circuitry 7 VDDDIG1.8 PWR 1.8V digital power (dirty power) 8 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 9 SDATA 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 10 GND GND Ground pin. 11 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. Active low input for enabling DIF pair 0. This pin has an internal pull down. 1 =disable outputs, 0 = enable outputs 13 DIF0 OUT Differential true clock output 14 DIF0# OUT Differential Complementary clock output 15 GNDA GND Ground pin for the PLL core. 16 VDDA1.8 PWR 1.8V power for the PLL core. 17 DIF1 OUT Differential rue clock output 18 DIF1# OUT Differential Complementary clock output Active low input for enabling DIF pair 1. This pin has an internal pull down. 1 =disable outputs, 0 = enable outputs 19 VOE1# IN OUT Differential Complementary clock output Active low input for enabling DIF pair 1. This pin has an internal pull down. 1 =disable outputs, 0 = enable outputs PWR Power supply for outputs, 0 = enable outputs 19 VOE1# IN OUT Differential Complementary clock output Active low input for enabling DIF pair 1. This pin has an internal pull down. 1 =disable outputs, 0 = enable outputs PWR Power supply for outputs, nominally 1.8V. GND Ground pin. Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 20 VDDO1.8 PWR Power Supply for outputs, nominally 1.8V. GND Ground pin. 1 =disable outputs, 0 = enable outputs. 1 =disable outputs, 0 = enable outputs. 1 =disable outputs, 0 = enab				l '
VDDR1.8	1	FB_DNC#	DNC	· · · · · · · · · · · · · · · · · · ·
CLK IN				
be treated as an Analog power rail and filtered appropriately. 3 CLK IN IN True Input for differential reference clock. 4 CLK IN# IN Complementary Input for differential reference clock. 5 GNDR GND Analog Ground pin for the differential input (receiver) 6 GNDDIG GND Ground pin for digital circuitry 7 VDDDIG1.8 PWR 1.8V digital power (dirty power) 8 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 9 SDATA 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 10 GND GND GND Ground pin. 11 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. Active low input for enabling DIF pair 0. This pin has an internal pull down. 1 = disable outputs, 0 = enable outputs 13 DIF0 OUT Differential Complementary clock output 14 DIF0# OUT Differential Complementary clock output 15 GNDA GND Ground pin for the PLL core. 16 VDDA1.8 PWR 1.8V power for the PLL core. 17 DIF1 OUT Differential Complementary clock output Active low input for enabling DIF pair 1. This pin has an internal pull down. 1 = disable outputs, 0 = enable outputs 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 21 GND GND GROUND GROUND DIFFerential Complementary clock output Active low input for enabling DIF pair 1. This pin has an internal pull down. 1 = disable outputs, 0 = enable outputs Power supply for outputs, nominally 1.8V. 21 GND GROUND GR	2	VDDR1.8	PWR	
4 CLK IN# IN Complementary Input for differential reference clock. 5 GNDR GND Analog Ground pin for the differential input (receiver) 6 GNDDIG GND Ground pin for the differential input (receiver) 7 VDDDIG1.8 PWR 1.8V digital power (dirty power) 8 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 9 SDATA 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 10 GND GND GND Ground pin. 11 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. Active low input for enabling DIF pair 0. This pin has an internal pull down. 1 = disable outputs, 0 = enable outputs 13 DIF0 OUT Differential True clock output 14 DIF0# OUT Differential Complementary clock output 15 GNDA GND Ground pin for the PLL core. 16 VDDA1.8 PWR 1.8V power for the PLL core. 17 DIF1 OUT Differential Complementary clock output 18 DIF1# OUT Differential Complementary clock output 19 vOE1# IN down. 1 = disable outputs, 0 = enable outputs 20 VDD01.8 PWR Power supply for outputs, 0 = enable outputs 21 GND GND GND Ground pin for the PLL core. 22 VDD01.8 PWR Power supply for outputs, 0 = enable outputs 23 ^VHIBW_BYPM_LOBW# IN Seprential Complementary clock output in linput notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 24 FB_DNC DNC GOND GND Ground pin are connected internally on this pin. Do not connected				
5 GNDR GND Analog Ground pin for the differential input (receiver) 6 GNDDIG GND Ground pin for digital circuitry 7 VDDDIG1.8 PWR 1.8V digital power (dirty power) 8 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 9 SDATA 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 10 GND GND GND Ground pin. 11 VDD01.8 PWR Power supply for outputs, nominally 1.8V. Active low input for enabling DIF pair 0. This pin has an internal pull down. 12 vOE0# IN down. 1 = disable outputs, 0 = enable outputs 13 DIF0 OUT Differential true clock output 14 DIF0# OUT Differential Complementary clock output 15 GNDA GND Ground pin for the PLL core. 16 VDDA1.8 PWR 1.8V power for the PLL core. 17 DIF1 OUT Differential Complementary clock output 18 DIF1# OUT Differential Complementary clock output 19 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pul down. 1 = disable outputs, 0 = enable outputs 20 VDD01.8 PWR Power supply for outputs, nominally 1.8V. 21 GND GND GROUND GROUND IN Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 22 ^VHIBW_BYPM_LOBW# IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected				
6 GNDDIG 7 VDDDIG1.8 PWR 1.8V digital power (dirty power) 8 SCLK_3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 9 SDATA_3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 10 GND GND GND GRU 11 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. Active low input for enabling DIF pair 0. This pin has an internal pull down. 1 = disable outputs, 0 = enable outputs 13 DIF0 OUT Differential true clock output 14 DIF0# OUT Differential Complementary clock output 15 GNDA GND GROUND GROUN		_		
7 VDDDIG1.8 PWR 1.8V digital power (dirty power) 8 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 9 SDATA 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 10 GND GND GND Ground pin. 11 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. Active low input for enabling DIF pair 0. This pin has an internal pull down. 1 = disable outputs, 0 = enable outputs 13 DIF0 OUT Differential Complementary clock output 14 DIF0# OUT Differential Complementary clock output 15 GNDA GND Ground pin for the PLL core. 16 VDDA1.8 PWR 1.8V power for the PLL core. 17 DIF1 OUT Differential true clock output 18 DIF1# OUT Differential Complementary clock output Active low input for enabling DIF pair 1. This pin has an internal put down. 1 = disable outputs, 0 = enable outputs 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 21 GND GND Ground pin. 1N Input notifies device to sample latched inputs and start up on first high assertions. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 AVHIBW_BYPM_LOBW# LATCHED IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect				
8 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 9 SDATA 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 10 GND GND GND Ground pin. 11 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. Active low input for enabling DIF pair 0. This pin has an internal pull down. 1 = disable outputs, 0 = enable outputs 13 DIFO OUT Differential true clock output 15 GNDA GND Ground pin for the PLL core. 16 VDDA1.8 PWR 1.8V power for the PLL core. 17 DIF1 OUT Differential true clock output 18 DIF1# OUT Differential Complementary clock output 19 VOE1# OUT Differential Complementary clock output Active low input for enabling DIF pair 1. This pin has an internal pul down. 1 = disable outputs, 0 = enable outputs Power supply for outputs, nominally 1.8V. 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 21 GND GND Ground pin. Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected	6			· · · · · · · · · · · · · · · · · · ·
9 SDATA_3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 10 GND GND GND Ground pin. 11 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. Active low input for enabling DIF pair 0. This pin has an internal pull down. 1 = disable outputs, 0 = enable outputs 13 DIF0 OUT Differential true clock output 14 DIFO# OUT Differential Complementary clock output 15 GNDA GND Ground pin for the PLL core. 16 VDDA1.8 PWR 1.8V power for the PLL core. 17 DIF1 OUT Differential True clock output 18 DIF1# OUT Differential Complementary clock output Active low input for enabling DIF pair 1. This pin has an internal pull down. 1 = disable outputs, 0 = enable outputs Active low input for enabling DIF pair 1. This pin has an internal pull down. 1 = disable outputs, 0 = enable outputs PWR Power supply for outputs, nominally 1.8V. 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 1 GND Ground pin. Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 AVHIBW_BYPM_LOBW# LATCHED IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected				
10 GND GND Ground pin.				
11 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. Active low input for enabling DIF pair 0. This pin has an internal pull down. 1 = disable outputs, 0 = enable outputs 13 DIF0 OUT Differential true clock output 14 DIF0# OUT Differential Complementary clock output 15 GNDA GND Ground pin for the PLL core. 16 VDDA1.8 PWR 1.8V power for the PLL core. 17 DIF1 OUT Differential true clock output 18 DIF1# OUT Differential Complementary clock output Active low input for enabling DIF pair 1. This pin has an internal puldown. 1 = disable outputs, 0 = enable outputs 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 21 GND GND GROUND GND GROUND G	9			,
Active low input for enabling DIF pair 0. This pin has an internal pull down. 1 = disable outputs, 0 = enable outputs 13 DIF0 OUT Differential true clock output 14 DIF0# OUT Differential Complementary clock output 15 GNDA GND Ground pin for the PLL core. 16 VDDA1.8 PWR 1.8V power for the PLL core. 17 DIF1 OUT Differential Complementary clock output 18 DIF1# OUT Differential Complementary clock output Active low input for enabling DIF pair 1. This pin has an internal pullown. 1 = disable outputs, 0 = enable outputs 20 VDD01.8 PWR Power supply for outputs, nominally 1.8V. 21 GND GND Ground pin. 22 ACKPWRGD_PD# IN GROUND IN Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 AVHIBW_BYPM_LOBW# IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected				
12 VOE0# IN down. 1 = disable outputs, 0 = enable outputs 13 DIF0 OUT Differential true clock output 14 DIF0# OUT Differential Complementary clock output 15 GNDA GND Ground pin for the PLL core. 16 VDDA1.8 PWR 1.8V power for the PLL core. 17 DIF1 OUT Differential true clock output 18 DIF1# OUT Differential Complementary clock output Active low input for enabling DIF pair 1. This pin has an internal put down. 1 = disable outputs, 0 = enable outputs 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 21 GND GND Ground pin. IN GND Ground pin. Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 ^VHIBW_BYPM_LOBW# IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected internally on this pin.	11	VDDO1.8	PWR	
1 =disable outputs, 0 = enable outputs 13 DIF0 OUT Differential true clock output 14 DIF0# OUT Differential true clock output 15 GNDA GND Ground pin for the PLL core. 16 VDDA1.8 PWR 1.8V power for the PLL core. 17 DIF1 OUT Differential true clock output 18 DIF1# OUT Differential Complementary clock output 19 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal put down. 1 = disable outputs, 0 = enable outputs 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 21 GND Ground pin. 10 Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 ^vHIBW_BYPM_LOBW# IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected internally on this pin.				
13 DIFO	12	vOE0#	IN	down.
14 DIFO# OUT Differential Complementary clock output 15 GNDA GND Ground pin for the PLL core. 16 VDDA1.8 PWR 1.8V power for the PLL core. 17 DIF1 OUT Differential true clock output 18 DIF1# OUT Differential Complementary clock output 19 vOE1# IN Active low input for enabling DIF pair 1. This pin has an internal put down. 1 = disable outputs, 0 = enable outputs 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 21 GND GND Ground pin. 10 Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 AVHIBW_BYPM_LOBW# LATCHED IN Trilevel input to select High BW, Bypass or Low BW mode. See PLL Operating Mode Table for Details. 24 FB_DNC DNC Trilevel input are connected internally on this pin. Do not connected.				1 =disable outputs, 0 = enable outputs
15 GNDA GND Ground pin for the PLL core. 16 VDDA1.8 PWR 1.8V power for the PLL core. 17 DIF1 OUT Differential true clock output 18 DIF1# OUT Differential Complementary clock output 19 VOE1# IN Active low input for enabling DIF pair 1. This pin has an internal put down. 1 = disable outputs, 0 = enable outputs 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 21 GND GND Ground pin. 10 Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 AVHIBW_BYPM_LOBW# LATCHED IN See PLL Operating Mode Table for Details. 24 FB_DNC DNC feedback input are connected internally on this pin. Do not connected.			OUT	Differential true clock output
16 VDDA1.8 PWR 1.8V power for the PLL core. 17 DIF1 OUT Differential true clock output 18 DIF1# OUT Differential Complementary clock output 19 VOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pure down. 1 = disable outputs, 0 = enable outputs 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 21 GND GND Ground pin. 10 Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 AVHIBW_BYPM_LOBW# LATCHED IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected.	14	DIF0#		Differential Complementary clock output
17 DIF1 OUT Differential true clock output 18 DIF1# OUT Differential Complementary clock output Active low input for enabling DIF pair 1. This pin has an internal pu down. 19 VOE1# IN down. 1 = disable outputs, 0 = enable outputs 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 21 GND Ground pin. Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 ^VHIBW_BYPM_LOBW# LATCHED IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected internally on this pin. Do not connected internally on this pin.	15	GNDA	GND	Ground pin for the PLL core.
18 DIF1# OUT Differential Complementary clock output Active low input for enabling DIF pair 1. This pin has an internal pu down. 1 = disable outputs, 0 = enable outputs 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 21 GND GND Ground pin. Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 ^vHIBW_BYPM_LOBW# LATCHED IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected				1.8V power for the PLL core.
Active low input for enabling DIF pair 1. This pin has an internal purdown. 1 = disable outputs, 0 = enable outputs 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 21 GND GND Ground pin. 1N Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 ^VHIBW_BYPM_LOBW# LATCHED IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected to the pair of the property of the pair of the property of the pair of the property of the pair of the	17	DIF1	OUT	Differential true clock output
19 VOE1# IN down. 1 = disable outputs, 0 = enable outputs 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. GND Ground pin. Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 AVHIBW_BYPM_LOBW# LATCHED IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected.	18	DIF1#	OUT	Differential Complementary clock output
1 = disable outputs, 0 = enable outputs 20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 21 GND GND Ground pin. Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 ^VHIBW_BYPM_LOBW# LATCHED IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected				Active low input for enabling DIF pair 1. This pin has an internal pull-
20 VDDO1.8 PWR Power supply for outputs, nominally 1.8V. 21 GND GND Ground pin. Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 ^vHIBW_BYPM_LOBW# LATCHED IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected.	19	vOE1#	IN	down.
21 GND Ground pin. Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 ^vHIBW_BYPM_LOBW# LOBW# IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected.				1 =disable outputs, 0 = enable outputs
22 ^CKPWRGD_PD#	20	VDDO1.8	PWR	Power supply for outputs, nominally 1.8V.
high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 ^vHIBW_BYPM_LOBW#	21	GND	GND	Ground pin.
assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 ^vHIBW_BYPM_LOBW# LOBW# IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected.				Input notifies device to sample latched inputs and start up on first
assertions exit Power Down Mode. This pin has internal pull-up resistor. 23 ^vHIBW_BYPM_LOBW# LATCHED IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected.	22	ACKDMBCD DD#	INI	high assertion. Low enters Power Down Mode, subsequent high
23 ^vHIBW_BYPM_LOBW# LATCHED IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connected.	22	CKFWKGD_FD#	IIN	assertions exit Power Down Mode. This pin has internal pull-up
IN See PLL Operating Mode Table for Details. True clock of differential feedback. The feedback output and feedback input are connected internally on this pin. Do not connect				resistor.
True clock of differential feedback. The feedback output and pNC feedback input are connected internally on this pin. Do not connected internally on the pin.	22	AVUIDAN DVDM I ODAN#	LATCHED	Trilevel input to select High BW, Bypass or Low BW mode.
24 FB_DNC DNC feedback input are connected internally on this pin. Do not connect			IN	See PLL Operating Mode Table for Details.
24 FB_DNC DNC feedback input are connected internally on this pin. Do not connect				True clock of differential feedback. The feedback output and
	24	FB_DNC	DNC	feedback input are connected internally on this pin. Do not connect
anything to this pin.				anything to this pin.
25 ePad GND Connect epad to ground.	25	ePad	GND	, ,

NOTE: DNC indicates Do Not Connect anything to this pin.



Test Loads



L = 5 inches

Differential Output Terminations

Rs	Zo	Units
33	100	Ohms
27	85	Offilis

Alternate Terminations

The 9DBV family can easily drive LVPECL, LVDS, and CML logic. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with "Universal" Low-Power HCSL Outputs"</u> for details.



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBV0231. These ratings, which are standard values for Renesas commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
1.8V Supply Voltage	VDDxx	Applies to all VDD pins	-0.5		2.5	V	1,2
Input Voltage	V_{IN}		-0.5		V _{DD} +0.5V	V	1, 3
Input High Voltage, SMBus	V_{IHSMB}	SMBus clock and data pins			3.6V	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Clock Input Parameters

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Common Mode Voltage - DIF_IN	V _{COM}	Common Mode Input Voltage	150		1000	mV	1
Input Swing - DIF_IN	V _{SWING}	Differential value	300		1450	mV	1
Input Slew Rate - DIF_IN	d√dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d _{tin}	Measurement from differential waveform	45		55	%	1
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential Measurement	0		125	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.5V.

² Slew rate measured through +/-75mV window centered around differential zero.



Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating Conditions

 $T_A = T_{AMB}$, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

A AMB, 113 O 1							
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx	Supply voltage for core and analog	1.7	1.8	1.9	V	
Ambient Operating	т	Commercial range	0	25	70	°C	
Temperature	T_{AMB}	Industrial range	-40	25	85	°C	
Input High Voltage	V _{IH}	Single-ended inputs, except SMBus	0.75 V _{DD}		$V_{DD} + 0.3$	V	
Input Mid Voltage	V_{IM}	Single-ended tri-level inputs ('_tri' suffix)	0.4 V _{DD}		0.6 V _{DD}	V	
Input Low Voltage	V_{IL}	Single-ended inputs, except SMBus	-0.3		0.25 V _{DD}	V	
	I _{IN}	Single-ended inputs, V_{IN} = GND, V_{IN} = VDD	-5		5	uA	
Input Current	I _{INP}	$\begin{aligned} &\text{Single-ended inputs} \\ &V_{\text{IN}} = 0 \text{ V}; \text{ Inputs with internal pull-up resistors} \\ &V_{\text{IN}} = \text{VDD}; \text{ Inputs with internal pull-down resistors} \end{aligned}$	-200		200	uA	
	F_{ibyp}	Bypass mode	1		200	MHz	2
Input Fraguency	F_{ipll}	100MHz PLL mode	50	100.00	140	MHz	2
Input Frequency	F _{ipll}	125MHz PLL mode	62.5	125.00	175	MHz	2
	F _{ipII}	50MHz PLL mode	25	50.00	65	MHz	2
Pin Inductance	L _{pin}				7	nH	1
	C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C _{INDIF_IN}	DIF_IN differential clock inputs	1.5		2.7	pF	1,5
	C _{OUT}	Output pin capacitance			6	°C 3 V V UA V UA UA WHZ MHZ MHZ MHZ MHZ MHZ MHZ NH PF PF PF WS KHZ Clocks US NS NS V V V MA V NS NS NS	1
Clk Stabilization	_	From V _{DD} Power-Up and after input clock			4		10
Clk Stabilization	T _{STAB}	stabilization or de-assertion of PD# to 1st clock			1	1115	1,2
Input SS Modulation Frequency PCle	f _{MODINPCle}	Allowable Frequency for PCle Applications (Triangular Modulation)	30		33	kHz	
Input SS Modulation Frequency non-PCle	f _{MODIN}	Allowable Frequency for non-PCle Applications (Triangular Modulation)	0		66	kHz	
OE# Latency	t _{LATOE} #	DIF start after OE# assertion DIF stop after OE# deassertion	1		3	clocks	1,3
Tdrive_PD#	t _{DRVPD}	DIF output enable after PD# de-assertion			300	us	1,3
Tfall	t _F	Fall time of single-ended control inputs			5	ns	2
Trise	t _R	Rise time of single-ended control inputs			5	ns	2
SMBus Input Low Voltage	V _{ILSMB}	$V_{\rm DDSMB}$ = 3.3V, see note 4 for $V_{\rm DDSMB}$ < 3.3V			0.6	V	
SMBus Input High Voltage	V _{IHSMB}	$V_{\rm DDSMB}$ = 3.3V, see note 5 for $V_{\rm DDSMB}$ < 3.3V	2.1		3.6	V	4
SMBus Output Low Voltage	V _{OLSMB}	At I _{PULLUP}			0.4	V	
SMBus Sink Current	I _{PULLUP}	At V _{OL}	4			mA	
Nominal Bus Voltage	V _{DDSMB}	Bus Voltage	1.7		3.6	V	
SCLK/SDATA Rise Time	t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			400	kHz	6
· •					•		•

¹Guaranteed by design and characterization, not 100% tested in production.

²Control input must be monotonic from 20% to 80% of input swing.

³ Time from deassertion until outputs are >200 mV.

 $^{^4}$ For V_{DDSMB} < 3.3V, V_{IHSMB} >= 0.8xV_{DDSMB}.

⁵ DIF_IN input.

⁶ The differential input clock must be running for the SMBus to be active.



Electrical Characteristics-DIF 0.7V Low Power HCSL Outputs

TA = T_{AMB}. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

7.11.15, 1.1.7							
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on, fast setting	1.9	3.2	4	V/ns	1,2,3
Siew late	dV/dt	Scope averaging on, slow setting	1.4	2.3	3.3	V/ns	1,2,3
Slew rate matching	: dV/dt	Slew rate matching, Scope averaging on		5	20	%	1,2,4
Voltage High	V_{HIGH}	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	779	850	mV	7
Voltage Low	V_{LOW}	averaging on)	-150	21	150] '''V	7
Max Voltage	Vmax	Measurement on single ended signal using		835	1150	mV	7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	-42		IIIV	7
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	409	550	mV	1,5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		14	140	mV	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Current Consumption

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
On susting County Counsel	I _{DDA}	VDDA+VDDR, PLL Mode, @100MHz		4.4	6	mA	1
Operating Supply Current	I _{DD}	VDD, All outputs active @100MHz		14.2	18	mA	1
Powerdown Current	I _{DDAPD}	VDDA+VDDR, PLL Mode, @100MHz		0.014	1	mA	1, 2
Fowerdown Current	I _{DDPD}	VDD, Outputs Low/Low		0.9	1.4	mA	1, 2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

² Input clock stopped.



Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
PLL Bandwidth	BW	-3dB point in High BW Mode	2	2.7	4	MHz	1,5
PLL Bandwidth	DVV	-3dB point in Low BW Mode	1	1.4	2	MHz	1,5
PLL Jitter Peaking	t _{JPEAK}	Peak Pass band Gain		1.05	2	dB	1
Duty Cycle	t _{DC}	Measured differentially, PLL Mode	45	50	55	%	1
Duty Cycle Distortion	t _{DCD}	Measured differentially, Bypass Mode @100MHz	-1	-0.1	1	%	1,3
Skow Input to Output	t _{pdBYP}	Bypass Mode, V _T = 50%	2600	3370	4200	ps	1
Skew, Input to Output	t _{pdPLL}	PLL Mode V _T = 50%	0	112	200	ps	1,4
Skew, Output to Output	t _{sk3}	V _T = 50%		33	50	ps	1,4
Jitter, Cycle to cycle	t.	PLL mode		13	50	ps	1,2
Jitter, Cycle to cycle	t _{jcyc-cyc}	Additive Jitter in Bypass Mode		0.1	5	ps	1,2

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Phase Jitter Parameters - 12kHz to 20MHz

T_{AMB} = over the specified operating range. Supply Voltages per normal operation conditions. See Test Loads for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Specification Limit	Units	Notes
12k-20M Additive Phase Jitter,		Fan-out Buffer Mode,		156		n/o	fs	1 2 2
Fan-out Buffer Mode	¶ph12k-20MFOB	SSC OFF, 156.25MHz		130		n/a	(rms)	1, 2, 3

Notes:

² Measured from differential waveform

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

⁴ All outputs at default slew rate

⁵ The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

^{1.} Applies to all differential outputs, guaranteed by design and characterization. See Test Loads for measurement setup details.

^{2. 12}kHz to 20M Hz brick wall filter.

^{3.} For RMS values additive jitter is calculated by solving for b where $[b = sqrt(c^2 - a^2)]$, a is rms input jitter and c is rms total jitter.



Electrical Characteristics-Additive PCIe Phase Jitter for Fanout Buffer Mode^[7]

T_{AMB} = over the specified operating range. Supply Voltages per normal operation conditions. See Test Loads for loading conditions.


Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limit	Units	Notes
	tjphPCleG1-CC	PCIe Gen 1 (2.5 GT/s)		1.7	3.0	86	ps (p-p)	1, 2
	t . po. 00 00	PCIe Gen 2 Hi Band (5.0 GT/s)		0.033	0.049	3	ps (RMS)	1, 2
Additive PCIe Phase Jitter, Fan-out Buffer Mode	tjphPCleG2-CC	PCIe Gen 2 Lo Band (5.0 GT/s)		0.122	0.199	3.1	ps (RMS)	1, 2
(Common Clocked Architecture)	tjphPCleG3-CC	PCIe Gen 3 (8.0 GT/s)		0.059	0.098	1	ps (RMS)	1, 2
	tjphPCleG4-CC	PCIe Gen 4 (16.0 GT/s)		0.059	0.098	0.5	ps (RMS)	1, 2, 3, 4
	tjphPCleG5-CC	PCIe Gen 5 (32.0 GT/s)		0.023	0.038	0.15	ps (RMS)	1, 2, 3, 5
	tjphPCleG1-SRIS	PCIe Gen 1 (2.5 GT/s)		0.175	0.038	n/a	ps (RMS)	1, 2, 6
Additive PCIe Phase Jitter,	tjphPCleG2-SRIS	PCIe Gen 2 (5.0 GT/s)		0.156	0.275	n/a	ps (RMS)	1, 2, 6
Fan-out Buffer Mode (SRIS Architecture)	tjphPCleG3-SRIS	PCIe Gen 3 (8.0 GT/s)		0.041	0.247	n/a	ps (RMS)	1, 2, 6
(ONIO Al dilleguale)	tjphPCleG4-SRIS	PCIe Gen 4 (16.0 GT/s)		0.043	0.064	n/a	ps (RMS)	1, 2, 6
	tjphPCleG5-SRIS	PCle Gen 5 (32.0 GT/s)		0.036	0.066	n/a	ps (RMS)	1, 2, 6

Notes:

- 1. The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the Test Loads section of the data sheet for the exact measurement setup. The total Ref Clk jitter limits for each data rate are listed for convenience. The worst case results for each data rate are summarized in this table. If oscilloscope data is used, equipment noise is removed from all results.
- 2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately Jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200 MHz (at 300 MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak to peak jitter using a multiplication factor of 8.83. In the case where real-time oscilloscope and PNA measurements have both been done and produce different results the RTO result must be used.
- 3. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 MHz taking care to minimize removal of any non-SSC content.
- 4. Note that 0.7 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 5. Note that 0.25 ps RMS is to be used in channel simulations to account for additional noise in a real system.
- 6. The PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, however, it does not provide specification limits, hence the n/a in the Limit column. SRIS values are informative only. In general, a clock operating in an SRIS system must be twice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by $\sqrt{2}$. And additional consideration is the value for which to divide by $\sqrt{2}$. The conservative approach is to divide the ref clock jitter limit, and the case can be made for dividing the channel simulation values by $\sqrt{2}$, if the ref clock is close to the Tx clock input. An example for Gen4 is as follows. A "rule-of-thumb" SRIS limit would be either 0.5ps RMS/ $\sqrt{2}$ = 0.35ps RMS if the clock chip is far from the clock input, or 0.7ps RMS/ $\sqrt{2}$ = 0.5ps RMS if the clock chip is near the clock input.
- 7. Additive jitter for RMS values is calculated by solving for b where $b = \sqrt{(c^2 a^2)}$, and a is rms input jitter and c is rms output jitter.



Additive Phase Jitter Plot: 125M (12kHz to 20MHz)



General SMBus Serial Interface Information

How to Write

- · Controller (host) sends a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- Controller (host) sends the byte count = X
- Renesas clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- Renesas clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Blo	ock V	Vrite Operation
Controll	er (Host)		Renesas (Slave/Receiver)
Т	starT bit		
Slave	Address		
WR	WRite		
			ACK
Beginning	g Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnir	ng Byte N		
			ACK
0		\rfloor_{\times}	
0		X Byte	0
0		.e	0
			0
Byte N	l + X - 1		
			ACK
Р	stoP bit		

Note: SMBus Address is 1101101x, where x is the read/write bit.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- Renesas clock will acknowledge
- Controller (host) sends the beginning byte location = N
- Renesas clock will acknowledge
- · Controller (host) will send a separate start bit
- Controller (host) sends the read address
- Renesas clock will acknowledge
- Renesas clock will send the data byte count = X
- Renesas clock sends Byte N+X-1
- Renesas clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- · Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

	Index Block Read Operation						
Co	ntroller (Host)		Renesas				
Т	starT bit						
SI	ave Address						
WR	WRite						
			ACK				
Begi	nning Byte = N						
			ACK				
RT	Repeat starT						
SI	ave Address						
RD	ReaD						
			ACK				
			Data Byte Count=X				
	ACK						
			Beginning Byte N				
	ACK						
		क	0				
	0	X Byte	0				
	0	×	0				
	0						
			Byte N + X - 1				
N	Not acknowledge						
Р	stoP bit						

SMBus Table: Output Enable Register 1

Byte 0	Name	Control Function	Type	0	1	Default
Bit 7	Reserved					
Bit 6	Reserved					
Bit 5	DIF OE1	Output Enable	RW	Low/Low	Enabled	1
Bit 4	Reserved					
Bit 3	DIF OE0	Output Enable	RW	Low/Low	Enabled	1
Bit 2	Reserved					
Bit 1	Reserved					1
Bit 0		Reserved				1

^{1.} A low on these bits will override the OE# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

Byte 1	Name	Control Function	Туре	0	1	Default	
Bit 7	PLLMODERB1	PLL Mode Readback Bit 1	R	See PLL Operating Mode Table		Latch	
Bit 6	PLLMODERB0	PLL Mode Readback Bit 0	R	See FLL Operat	ing wode rable	Latch	
Bit 5	PLLMODE SWCNTRL	Enable SW control of PLL Mode	RW	Values in B1[7:6]	Values in B1[4:3]	0	
ысэ	T LEWODE_OWORTHE	Lilable 3W collifor of FEE Mode	1700	set PLL Mode	set PLL Mode	U	
Bit 4	PLLMODE1	PLL Mode Control Bit 1	RW ¹	See PLL Operat	0		
Bit 3	PLLMODE0	PLL Mode Control Bit 0	RW ¹	See PLL Operar	ing wode rable	0	
Bit 2		Reserved				1	
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.6V	01 = 0.7V	1	
Bit 0	AMPLITUDE 0	Controls Output Amplitude	RW	10= 0.8V	11 = 0.9V	0	

^{1.} B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Туре	0	1	Default
Bit 7		Reserved				1
Bit 6	Reserved					
Bit 5	SLEWRATESEL DIF1	Slew Rate Selection	RW	Slow setting	Fast setting	1
Bit 4	Reserved					
Bit 3	SLEWRATESEL DIF0	Slew Rate Selection	RW	Slow setting	Fast setting	1
Bit 2	Reserved					
Bit 1	Reserved					
Bit 0		Reserved				1

SMBus Table: Frequency Select Control Register

Byte 3	Name	Control Function	Type	0	1	Default	
Bit 7	Reserved						
Bit 6	Reserved						
Bit 5	FREQ_SEL_EN	Enable SW selection of frequency	RW	SW frequency change disabled	SW frequency change enabled	0	
Bit 4	FSEL1	Freq. Select Bit 1	RW ¹	See Frequency Select Table		0	
Bit 3	FSEL0	Freq. Select Bit 0	RW ¹	See Frequency	y Select Table	0	
Bit 2		Reserved				1	
Bit 1	Reserved					1	
Bit 0	SLEWRATESEL FB	Adjust Slew Rate of FB	RW	Slow setting	Fast setting	1	

^{1.} B3[5] must be set to a 1 for these bits to have any effect on the part.

Byte 4 is Reserved and reads back 'hFF



SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Type	0	1	Default
Bit 7	RID3		R		0	
Bit 6	RID2	Revision ID	R	A rev = 0000		0
Bit 5	RID1	Revision ib	R			0
Bit 4	RID0		R		0	
Bit 3	VID3		R	R		0
Bit 2	VID2	VENDOR ID	R			0
Bit 1	VID1	VENDOR ID	R			0
Bit 0	VID0		R			1

SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	R	00 = FGx,	01 = DBx,	0
Bit 6	Device Type0	Device Type	R	10 = DMx, 1	1	
Bit 5	Device ID5		R			0
Bit 4	Device ID4		R			0
Bit 3	Device ID3	Device ID	R	000100 bina	000100 binary or 02 hex	
Bit 2	Device ID2	Device ID	R	000 100 billa		
Bit 1	Device ID1		R			
Bit 0	Device ID0		R			0

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Type	0	1	Default	
Bit 7	Reserved						
Bit 6	Reserved						
Bit 5	Reserved						
Bit 4	BC4		RW			0	
Bit 3	BC3		RW	Writing to this regist	er will configure how	1	
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	read back, default is	0	
Bit 1	BC1		RW	= 8 b	ytes.	0	
Bit 0	BC0		RW			0	



Marking Diagrams





Notes:

- 1. "LOT" is the lot sequence number.
- 2. YYWW is the last two digits of the year and week that the part was assembled.
- 3. Line 2: truncated part number
- 4. "L" denotes RoHS compliant package.
- 5. "I" denotes industrial temperature range device.

Thermal Characteristics

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
Thermal Resistance	θ_{JC}	Junction to Case	NLG20 NLG24	62	°C/W	1
	θ_{Jb}	Junction to Base		5.4	°C/W	1
	θ_{JA0}	Junction to Air, still air		50	°C/W	1
	θ_{JA1}	Junction to Air, 1 m/s air flow		43	°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow		39	°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow		38	°C/W	1

¹ePad soldered to board



Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

24-VFQFPN (NLG24P1)

Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature	
9DBV0231AKLF	Tubes	24-pin VFQFPN	0 to +70° C	
9DBV0231AKLFT	Tape and Reel	24-pin VFQFPN	0 to +70° C	
9DBV0231AKILF	Tubes	24-pin VFQFPN	-40 to +85° C	
9DBV0231AKILFT	Tape and Reel	24-pin VFQFPN	-40 to +85° C	

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Revision History


Revision Date	Description
August 13, 2012	Updated electrical characteristics tables.
August 13, 2012	2. Move to final.
	1. Changed VIH min. from 0.65*VDD to 0.75*VDD
	2. Changed VIL max. from 0.35*VDD to 0.25*VDD
	3. Added missing mid-level input voltage spec (VIM) of 0.4*VDD to 0.6*VDD.
	4. Changed Shipping Packaging from "Trays" to "Tubes".
	5. Reformatted to new template
	Updated block diagram with new format showing individual outputs instead of bussed outputs.
	2. Updated pin out and pin descriptions to show ePad on package connected to ground.
April 3, 2015	3. Updated front page text to standard format for these devices. Added explicit bullet indicated Spread Spectrum
	compatibilty. Changed data sheet title, etc.
	4. Added additive phase jitter plot and updated phase jitter spec table.
	Replaced "Driving LVDS" with "Alternate Terminations", adding reference to AN-891.
August 10, 2015	2. Updated "Clock Input Parameters Table" correcting inconsistency with PCle SIG specifications.
	3. Widened allowable input frequency at each PLL mode frequency.
	4. Updated NLG24 package drawing with actual package info instead of generic drawing.
November 5, 2015	 Minor typographical corrections throughout the data sheet Updated test load diagram to generic diagram. Length of test load listed outside the drawing. Minor updates to electrical tables for formatting. Removed Schmitt trigger info and output high/low voltage specifications for single-ended outputs, since this part does not have any. "Low-Power HCSL Outputs" table: corrected inversion of slew rate setting with specifications. Changed reference from 2 V/ns and 3 V/ns to slow setting and fast setting. Also change references in SMBus Bytes[3:2] "Low-Power HCSL Outputs" table: Removed Vswing parameter since this is an input parameter and is covered in "Clock Input Parameters" Table. Reduced current consumption limits. Minor updates to other electrical tables.
	1. Updated max frequency of 100MHz PLL mode to 140MHz
April 28, 2016	2. Updated max frequency of 125MHz PLL mode to 175MHz
	3. Updated max frequency of 50MHz PLL mode to 65MHz
	Updated document title.
July 30, 2021	2. Updated Recommended Applications.
	3. Updated Key Specifications.
	4. Updated Package Outline Drawings section.
	5. Updated Phase Jitter tables.

[&]quot;A" is the device revision designator (will not correlate with the datasheet revision).





Package Code:NLG24P1 24-VFQFPN 4.0 x 4.0 x 0.9 mm Body, 0.5mm Pitch PSC-4192-01, Revision: 05, Date Created: Aug 1, 2022



RECOMMENDED LAND PATTERN (PCB Top View, NSMD Design)

NOTES:

- 1. JEDEC compatible.
- 2. All dimensions are in mm and angles are in degrees.
- 3. Use ±0.05 mm for the non-toleranced dimensions.
- 4. Numbers in () are for references only.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/