

TAB

G(1)

 $\cap$ 

TO-220

Figure 1: Internal schematic diagram

D(2,TAB)

S(3)

## STP45N60DM2AG

# Automotive-grade N-channel 600 V, 0.085 Ω typ., 34 A MDmesh<sup>™</sup> DM2 Power MOSFET in a TO-220 package

Datasheet - production data



Order code	V <sub>DS</sub> @ T <sub>Jmax.</sub>	R <sub>DS(on)</sub> max.	ID	Ртот
STP45N60DM2AG	650 V	0.093 Ω	34 A	250 W

- Designed for automotive applications and AEC-Q101 qualified
- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

### **Applications**

• Switching applications

## Description

This high voltage N-channel Power MOSFET is part of the MDmesh<sup>TM</sup> DM2 fast recovery diode series. It offers very low recovery charge ( $Q_{rr}$ ) and time ( $t_{rr}$ ) combined with low  $R_{DS(on)}$ , rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

AM01475V1

Order code	Marking	Package	Packing
STP45N60DM2AG	45N60DM2	TO-220	Tube

DocID028065 Rev 1

This is information on a product in full production.

1/13

#### Contents

## Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	rcuits	8
4	Packag	e information	9
	4.1	TO-220 type A package information	10
5	Revisio	on history	12



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±25	V
	Drain current (continuous) at T <sub>case</sub> = 25 °C		А
ID	Drain current (continuous) at T <sub>casePCB</sub> = 100 °C	21	A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	136	А
P <sub>TOT</sub>	Total dissipation at $T_{case} = 25 \text{ °C}$	250	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	50	
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns
T <sub>stg</sub>	Storage temperature	-55 to 150 °C	
Tj	Operating junction temperature	-55 to 150	U

#### Notes:

 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

 $^{(2)}$  I\_{SD}  $\leq$  34 A, di/dt=800 A/µs; V\_{DS} peak < V\_(BR)DSS, V\_{DD} = 80% V\_{(BR)DSS}.

<sup>(3)</sup>  $V_{DS} \le 480 \text{ V}.$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.50	
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive	6	А
E <sub>AS</sub> <sup>(1)</sup>	Single pulse avalanche energy	800	mJ

#### Notes:

 $^{(1)}$  starting  $T_{j}$  = 25 °C,  $I_{D}$  =  $I_{AR},\,V_{DD}$  = 50 V.



## 2 Electrical characteristics

 $(T_{case} = 25 \text{ °C unless otherwise specified})$ 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	600			V
	$V_{GS} = 0 V, V_{DS} = 600 V$			1		
I <sub>DSS</sub>	Zero gate voltage drain current	$\label{eq:VGS} \begin{array}{l} V_{GS} = 0 \ V, \ V_{DS} = 600 \ V, \\ T_{case} = 125 \ ^{\circ}C \end{array}$			100	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±25 V			±5	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}=V_{GS},I_{D}=250\;\mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 17 \text{ A}$		0.085	0.093	Ω

Table 6: Dynamic						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	2500	-	
Coss	Output capacitance	$V_{DS} = 100 V, f = 1 MHz,$	-	120	-	рF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	3	-	p.
C <sub>oss eq.</sub> <sup>(1)</sup>	Equivalent output capacitance	$V_{\text{DS}}$ = 0 to 480 V, $V_{\text{GS}}$ = 0 V	-	200	-	pF
R <sub>G</sub>	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	4	-	Ω
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 34 \text{ A}, V_{GS} = 10 \text{ V}$ (see <i>Figure 15:</i>	-	56	-	
$Q_{gs}$	Gate-source charge		-	13	-	nC
Q <sub>gd</sub>	Gate-drain charge	"Gate charge test circuit")	-	30	-	

#### Notes:

 $^{(1)}$   $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 25 \text{ A}$	-	29	-	
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 14: "Switching times	-	27	-	
t <sub>d(off)</sub>	Turn-off delay time	test circuit for resistive load"	-	85	-	ns
t <sub>f</sub>	Fall time	and Figure 19: "Switching time waveform")	-	6	-	



#### STP45N60DM2AG

#### Electrical characteristics


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		34	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		136	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$V_{GS} = 0 V, I_{SD} = 34 A$	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 34 A, di/dt = 100 A/μs,	-	120		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive	-	0.6		μC
I <sub>RRM</sub>	Reverse recovery current	load switching and diode recovery times")	-	10.4		А
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 34 A, di/dt = 100 A/μs,	-	240		ns
Q <sub>rr</sub>	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{\text{j}} = 150 \text{ °C}$ (see Figure 16: "Test circuit for	-	2.4		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	20.5		А


#### Notes:


 $^{\left(1\right)}$  Pulse width is limited by safe operating area.

 $^{(2)}$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.














#### **Electrical characteristics**










57

DocID028065 Rev 1

## 3 Test circuits









57


## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.











#### STP45N60DM2AG

#### Package information

Table 9: TO-220 type A mechanical data					
mm					
Min.	Тур.	Max.			
4.40		4.60			
0.61		0.88			
1.14		1.70			
0.48		0.70			
15.25		15.75			
	1.27				
10		10.40			
2.40		2.70			
4.95		5.15			
1.23		1.32			
6.20		6.60			
2.40		2.72			
13		14			
3.50		3.93			
	16.40				
	28.90				
3.75		3.85			
2.65		2.95			
	Min. 4.40 0.61 1.14 0.48 15.25 10 2.40 4.95 1.23 6.20 2.40 13 3.50 3.75	Min.  Typ.    4.40			



## 5 Revision history

Table 10: Document revision history

\_\_\_\_\_

Date	Revision	Changes
03-Jul-2015	1	First release.



#### STP45N60DM2AG

#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

