

RFP15N08L

N-Channel Logic Level Power Field-Effect Transistor

August 1991

Features

- 15A, 80V
- RDS(ON): 0.14Ω
- Design Optimized for 5 Volt Gate Drive
- Can be Driven Directly from Q-MOS, N-MOS, TTL Circuits
- SOA is Power-Dissipation Limited
- +175°C Rated Junction Temperature
- Logic Level Gate
- · High Input Impedance


Description

The RFP15N08L is an n-channel enhancement mode silicon gate power field effect transistor specifically designed for use with logic level (5 volt) driving sources in applications such as programmable controllers, automotive switching, and solonoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3-5 volt range, thereby facilitating true on-off power control from logic circuit supply voltages.

Package TO-220AB TOP VIEW DRAIN (FLANGE) DRAIN DRAIN

Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings (TC = +25°C), Unless Otherwise Specified

	RFP15N08L	UNITS
Drain-Source Voltage	80	V
Drain-Gate VoltageVDGR	80	٧
Gate-Source Voltage VGS	±10	٧
Drain Current, RMS Continuous	15	Α
PulsedIDM	40	Α
Power Dissipation Total @ T _C = +25°CP _D	72	W
Power Dissipation Derating T _C = +25°C	0.48	W/oC
Operating and Storage Junction Temperature Range	-55 to +175	°C

Specifications RFP15N08L

Electrical Characteristics At Case Temperature ($T_C = +25^{\circ}C$), Unless Otherwise Specified

				LIM	IITS	
PARAMETERS	SYMBOL	TEST CONDITIONS		MIN	MAX	UNITS
Drain-Source Breakdown Voltage	BVDSS	I _D = 1mA	V _{GS} = 0V	80	-	٧
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS}	I _D = 1mA	1	2.5	٧
Zero Gate Voltage Drain Current	1 _{DSS}	V _{DS} = 65V		-	1	μA
		V _{DS} = 65V	at T _C = +125°C	-	50	μА
Gate-Source Leakage Current	IGSS	V _{GS} = ±10V	V _{DS} = ov	_	100	nA
Drain-Source On Voltage	VDS(ON)	I _D = 7.5A	V _{GS} = 5V	T -	1.05	٧
		I _D = 15A	V _{GS} = 5V	-	3.0	V
On Resistance	R _{DS(ON)}	I _D = 7.5A	V _{GS} = 5V	-	0.14	Ω
Total Gate Charge	QG(TOTAL)	V _{GS} = 0-10V	V _{DD} = 64V	-	80	nC
Gate Charge at 5V	Q _{G(5)}	V _{GS} = 0-5V	I _D = 15A	-	45	nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 0-1V	$R_L = 4.27\Omega$	-	3	nC
Plateau Voltage	V(PLATEAU)	1 _D =15A	V _{DS} =15V	-	4.5	V
Turn-On Delay Time	t _{D(ON)}	V _{DD} = 40V	I _D = 7.5A	-	40	ns
Rise Time	tr	$R_G = 6.25\Omega$	$V_{GS} = 5V$	-	325	ns
Turn-Off Delay Time	tD(OFF)	7		-	325	ns
Fall Time	t _f	7		-	325	ns
Thermal Resistance Junction to Case	Rejc		-	-	2.083	oc/M

Source-Drain Diode Ratings and Characteristics

			LIMITS		
PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Forward Voltage	V _{SD}	I _{SD} = 7.5A	-	1.4	٧
Reverse Recovery Time	TRR	I _F = 4A, di _f /dt = 100a/µs	-	225(typ)	ns