



CYPRESS SEMICONDUCTOR

T-46-23-10

CY7C191
CY7C192

65,536 x 4 Static R/W RAM
Separate I/O

Features

- Automatic power-down when deselected
- Transparent write (7C191)
- CMOS for optimum speed/power
- High speed
— $t_{AA} = 25$ ns
- Low active power
— 880 mW
- Low standby power
— 220 mW
- TTL-compatible inputs and outputs

- Capable of withstanding greater than 2001V electrostatic discharge

Functional Description

The CY7C191 and CY7C192 are high-performance CMOS static RAMs organized as 65,536 x 4 bits with separate I/O. Easy memory expansion is provided by active LOW chip enable (\overline{CE}) and three-state drivers. They have an automatic power-down feature, reducing the power consumption by 75% when deselected.


Writing to the device is accomplished when the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW.

Data on the four input pins (I_0 through I_3) is written into the memory location specified on the address pins (A_0 through A_{15}).

Reading the device is accomplished by taking the chip enable (\overline{CE}) LOW while the write enable (\overline{WE}) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.

The output pins stay in high-impedance state when write enable (\overline{WE}) is LOW (7C192 only), or chip enable (\overline{CE}) is HIGH.

A die coat is used to insure alpha immunity.



Selection Guide

| | | 7C191-12 7C192-12 | 7C191-15 7C192-15 | 7C191-20 7C192-20 | 7C191-25 7C192-25 | 7C191-35 7C192-35 | 7C191-45 7C192-45 |
|--------------------------------|------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| Maximum Access Time (ns) | | 12 | 15 | 20 | 25 | 35 | 45 |
| Maximum Operating Current (mA) | Commercial | 160 | 150 | 140 | 120 | 120 | 120 |
| | Military | | 160 | 150 | 130 | 130 | 130 |
| Maximum Standby Current (mA) | | 40 | 40 | 40 | 35 | 35 | 35 |

Shaded area contains advanced information.



T-46-23-10

CY7C191
CY7C192

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature - 65°C to +150°C
- Ambient Temperature with Power Applied - 55°C to +125°C
- Supply Voltage to Ground Potential (Pin 28 to Pin 14) - 0.5V to +7.0V
- DC Voltage Applied to Outputs in High Z State - 0.5V to +7.0V
- DC Input Voltage - 3.0V to +7.0V
- Output Current into Outputs (LOW) 20 mA

- Static Discharge Voltage >2001V (per MIL-STD-883, Method 3015)
- Latch-Up Current >200 mA

Operating Range

| Range | Ambient Temperature ^[1] | V _{CC} |
|------------|------------------------------------|-----------------|
| Commercial | 0°C to +70°C | 5V ± 10% |
| Military | - 55°C to +125°C | 5V ± 10% |



SRAMS

Electrical Characteristics Over the Operating Range^[2]

| Parameters | Description | Test Conditions | 7C191-12 7C192-12 | | 7C191-15 7C192-15 | | Units |
|------------------|--|--|----------------------|-----------------|----------------------|-----------------|-------|
| | | | Min. | Max. | Min. | Max. | |
| V _{OH} | Output HIGH Voltage | V _{CC} = Min., I _{OH} = - 4.0 mA | 2.4 | | 2.4 | | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} = 8.0 mA | | 0.4 | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.2 | V _{CC} | 2.2 | V _{CC} | V |
| V _{IL} | Input LOW Voltage | | -0.5 | 0.8 | -0.5 | 0.8 | V |
| I _{IX} | Input Load Current | GND ≤ V _I ≤ V _{CC} | -10 | +10 | -10 | +10 | µA |
| I _{OZ} | Output Leakage Current | GND ≤ V _O ≤ V _{CC} , Output Disabled | -10 | +10 | -10 | +10 | µA |
| I _{OS} | Output Short Circuit Current ^[3] | V _{CC} = Max., V _{OUT} = GND | | -350 | | -350 | mA |
| I _{CC} | V _{CC} Operating Supply Current | V _{CC} = Max., I _{OUT} = 0 mA, f = f _{MAX} = 1/trc | Com'l | 160 | | 150 | mA |
| | | | Mil | | | 160 | |
| I _{SB1} | Automatic \overline{CE} Power-Down Current—TTL Inputs | Max. V _{CC} , $\overline{CE} \geq V_{IH}$, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX} | | 40 | | 40 | mA |
| I _{SB2} | Automatic \overline{CE} Power-Down Current—CMOS Inputs | Max. V _{CC} , $\overline{CE} \geq V_{CC} - 0.3V$, V _{IN} ≥ V _{CC} - 0.3V or V _{IN} ≤ 0.3V, f = 0 | | 20 | | 20 | mA |

Shaded area contains advanced information.

- Notes:**
1. T_A is the "instant on" case temperature.
 2. See the last page of this specification for Group A subgroup testing information.
 3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
 4. Tested initially and after any design or process changes that may affect these parameters.



T-46-23-10

CY7C191
CY7C192

Electrical Characteristics Over the Operating Range^[2] (continued)




| Parameters | Description | Test Conditions | 7C191-20 7C192-20 | | 7C191-25, 35, 45 7C192-25, 35, 45 | | Units |
|------------------|--|---|----------------------|-----------------|--------------------------------------|-----------------|-------|
| | | | Min. | Max. | Min. | Max. | |
| V _{OH} | Output HIGH Voltage | V _{CC} = Min., I _{OH} = -4.0 mA | 2.4 | | 2.4 | | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} = 8.0 mA | | 0.4 | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.2 | V _{CC} | 2.2 | V _{CC} | V |
| V _{IL} | Input LOW Voltage | | -0.5 | 0.8 | -3.0 | 0.8 | V |
| I _{IX} | Input Load Current | GND ≤ V _I ≤ V _{CC} | -10 | ±10 | -10 | +10 | µA |
| I _{OZ} | Output Leakage Current | GND ≤ V _O ≤ V _{CC} , Output Disabled | -10 | +10 | -10 | +10 | µA |
| I _{OS} | Output Short Circuit Current ^[3] | V _{CC} = Max., V _{OUT} = GND | | -350 | | -350 | mA |
| I _{CC} | V _{CC} Operating Supply Current | V _{CC} = Max., I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC} | Com'l | 140 | | 120 | mA |
| | | | Mil | 150 | | 130 | |
| I _{SB1} | Automatic \overline{CE} Power-Down Current—TTL Inputs | Max. V _{CC} , $\overline{CE} \geq V_{IH}$, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX} | | 40 | | 35 | mA |
| I _{SB2} | Automatic \overline{CE} Power-Down Current—CMOS Inputs | Max. V _{CC} , $\overline{CE} \geq V_{CC} - 0.3V$, V _{IN} ≥ V _{CC} - 0.3V or V _{IN} ≤ 0.3V, f = 0 | | 20 | | 20 | mA |

Shaded area contains advanced information.

Capacitance^[4]

| Parameters | Description | Test Conditions | Max. | Units |
|------------------|--------------------|---|------|-------|
| C _{IN} | Input Capacitance | T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V | 10 | pF |
| C _{OUT} | Output Capacitance | | 10 | pF |

AC Test Loads and Waveforms





T-46-23-10

CY7C191

CY7C192

Switching Characteristics Over the Operating Range^[2,5]

| Parameters | Description | 7C191-12 7C192-12 | | 7C191-15 7C192-15 | | 7C191-20 7C192-20 | | 7C191-25 7C192-25 | | 7C191-35 7C192-35 | | 7C191-45 7C192-45 | | Units |
|----------------------------------|---|----------------------|------|----------------------|------|----------------------|------|----------------------|------|----------------------|------|----------------------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| READ CYCLE | | | | | | | | | | | | | | |
| t _{RC} | Read Cycle Time | 12 | | 15 | | 20 | | 25 | | 35 | | 45 | | ns |
| t _{AA} | Address to Data Valid | | 12 | | 15 | | 20 | | 25 | | 35 | | 45 | ns |
| t _{OHA} | Output Hold from Address Change | 3 | | 3 | | 3 | | 3 | | 3 | | 3 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 12 | | 15 | | 20 | | 25 | | 35 | | 45 | ns |
| t _{LZCE} | CE LOW to Low Z ^[6] | 3 | | 3 | | 3 | | 3 | | 3 | | 3 | | ns |
| t _{HZCE} | CE HIGH to High Z ^[6,7] | | 7 | | 8 | | 10 | | 13 | | 15 | | 20 | ns |
| t _{PU} | CE LOW to Power-Up | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power-Down | | 12 | | 15 | | 20 | | 25 | | 35 | | 45 | ns |
| WRITE CYCLE^[8] | | | | | | | | | | | | | | |
| t _{WC} | Write Cycle Time | 12 | | 15 | | 20 | | 25 | | 35 | | 45 | | ns |
| t _{SCE} | CE LOW to Write End | 9 | | 10 | | 15 | | 20 | | 30 | | 40 | | ns |
| t _{AW} | Address Set-Up to Write End | 9 | | 10 | | 15 | | 20 | | 25 | | 35 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | ns |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 9 | | 10 | | 15 | | 20 | | 25 | | 30 | | ns |
| t _{SD} | Data Set-Up to Write End | 7 | | 8 | | 10 | | 15 | | 17 | | 20 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | ns |
| t _{LZWE} | WE HIGH to Low Z (7C192) ^[6] | 3 | | 3 | | 3 | | 3 | | 3 | | 3 | | ns |
| t _{HZWE} | WE LOW to High Z (7C192) ^[6,7] | | 7 | | 7 | | 10 | | 13 | | 15 | | 20 | ns |
| t _{AWE} | WE LOW to Data Valid (7C191) | | 12 | | 15 | | 20 | | 25 | | 30 | | 35 | ns |
| t _{ADV} | Data Valid to Output Valid (7C191) | | 12 | | 15 | | 20 | | 20 | | 30 | | 35 | ns |




Shaded area contains advanced information.

- Notes:**
- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
 - At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZWE} is less than t_{LZWE} for any given device. These parameters are guaranteed and not 100% tested.
 - t_{HZCE} and t_{HZWE} are specified with C_L = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady state voltage.
 - The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
 - WE is HIGH for read cycle.
 - Device is continuously selected, CE = V_{IL}.
 - Address valid prior to or coincident with CE transition LOW.
 - If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state (7C192 only).




Switching Waveforms

Read Cycle No. 1^[9, 10]




C191-6

Read Cycle No. 2^[9, 11]



C191-7

Write Cycle No. 1 (WE Controlled)^[8]



C191-8




T-46-23-10







CY7C191
CY7C192

Switching Waveforms (continued)

Write Cycle No. 2 (CE Controlled)^[8, 12]



Typical DC and AC Characteristics








T-46-23-10

CY7C191
CY7C192

Typical DC and AC Characteristics (continued)



Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range | |
|--------------|---------------|---------------|-----------------|------------|
| 12 | CY7C191-12DC | D22 | Commercial | |
| | CY7C191-12LC | L54 | | |
| | CY7C191-12PC | P21 | | |
| | CY7C191-12VC | V21 | | |
| 15 | CY7C191-15DC | D22 | Commercial | |
| | CY7C191-15LC | L54 | | |
| | CY7C191-15PC | P21 | | |
| | CY7C191-15VC | V21 | Military | |
| | CY7C191-15DMB | D22 | | |
| | CY7C191-15KMB | K74 | | |
| 20 | CY7C191-15LMB | L54 | Commercial | |
| | CY7C191-20DC | D22 | | |
| | CY7C191-20LC | L54 | | |
| | CY7C191-20PC | P21 | Military | |
| | CY7C191-20VC | V21 | | |
| | CY7C191-20DMB | D22 | | |
| 25 | CY7C191-20KMB | K74 | Commercial | |
| | CY7C191-20LMB | L54 | | |
| | CY7C191-25DC | D22 | | |
| | CY7C191-25LC | L54 | Military | |
| | CY7C191-25PC | P21 | | |
| | CY7C191-25VC | V21 | | |
| | 35 | CY7C191-25DMB | D22 | Commercial |
| | | CY7C191-25KMB | K74 | |
| | | CY7C191-25LMB | L54 | |
| | | CY7C191-35DC | D22 | Military |
| CY7C191-35LC | | L54 | | |
| CY7C191-35PC | | P21 | | |
| 45 | CY7C191-35VC | V21 | Commercial | |
| | CY7C191-35DMB | D22 | | |
| | CY7C191-35KMB | K74 | | |
| | CY7C191-35LMB | L54 | Military | |
| | CY7C191-45DC | D22 | | |
| | CY7C191-45LC | L54 | | |
| 20 | CY7C191-45PC | P21 | Commercial | |
| | CY7C191-45VC | V21 | | |
| | CY7C191-45DMB | D22 | | |
| | CY7C191-45KMB | K74 | Military | |
| | CY7C191-45LMB | L54 | | |

Shaded area contains advanced information.



T-46-23-10

CY7C191
CY7C192

Ordering Information (continued)

| Speed (ns) | Ordering Code | Package Type | Operating Range |
|------------|---------------|--------------|-----------------|
| 12 | CY7C192-12DC | D22 | Commercial |
| | CY7C192-12LC | L54 | |
| | CY7C192-12PC | P21 | |
| | CY7C192-12VC | V21 | |
| 15 | CY7C192-15DC | D22 | Commercial |
| | CY7C192-15LC | L54 | |
| | CY7C192-15PC | P21 | |
| | CY7C192-15VC | V21 | |
| | CY7C192-15DMB | D22 | Military |
| | CY7C192-15KMB | K74 | |
| | CY7C192-15LMB | L54 | |
| 20 | CY7C192-20DC | D22 | Commercial |
| | CY7C192-20LC | L54 | |
| | CY7C192-20PC | P21 | |
| | CY7C192-20VC | V21 | |
| | CY7C191-20DMB | D22 | Military |
| | CY7C191-20KMB | K74 | |
| 25 | CY7C192-25DC | D22 | Commercial |
| | CY7C192-25LC | L54 | |
| | CY7C192-25PC | P21 | |
| | CY7C192-25VC | V21 | |
| | CY7C192-25DMB | D22 | Military |
| | CY7C192-25KMB | K74 | |
| 35 | CY7C192-35DC | D22 | Commercial |
| | CY7C192-35LC | L54 | |
| | CY7C192-35PC | P21 | |
| | CY7C192-35VC | V21 | |
| | CY7C192-35DMB | D22 | Military |
| | CY7C192-35KMB | K74 | |
| 45 | CY7C192-45DC | D22 | Commercial |
| | CY7C192-45LC | L54 | |
| | CY7C192-45PC | P21 | |
| | CY7C192-45VC | V21 | |
| | CY7C192-45DMB | D22 | Military |
| | CY7C192-45KMB | K74 | |
| | CY7C192-45LMB | L54 | |

Shaded area contains advanced information.

MILITARY SPECIFICATIONS

Group A Subgroup Testing

DC Characteristics

| Parameters | Subgroups |
|----------------------|-----------|
| V _{OH} | 1, 2, 3 |
| V _{OL} | 1, 2, 3 |
| V _{IH} | 1, 2, 3 |
| V _{IL Max.} | 1, 2, 3 |
| I _{Ix} | 1, 2, 3 |
| I _{OZ} | 1, 2, 3 |
| I _{CC} | 1, 2, 3 |
| I _{SB1} | 1, 2, 3 |
| I _{SB2} | 1, 2, 3 |

Switching Characteristics

| Parameters | Subgroups |
|----------------------------------|-----------------|
| READ CYCLE | |
| t _{RC} | 7, 8, 9, 10, 11 |
| t _{AA} | 7, 8, 9, 10, 11 |
| t _{OHA} | 7, 8, 9, 10, 11 |
| t _{ACE} | 7, 8, 9, 10, 11 |
| WRITE CYCLE | |
| t _{WC} | 7, 8, 9, 10, 11 |
| t _{SCE} | 7, 8, 9, 10, 11 |
| t _{AW} | 7, 8, 9, 10, 11 |
| t _{HA} | 7, 8, 9, 10, 11 |
| t _{SA} | 7, 8, 9, 10, 11 |
| t _{PWE} | 7, 8, 9, 10, 11 |
| t _{SD} | 7, 8, 9, 10, 11 |
| t _{HD} | 7, 8, 9, 10, 11 |
| t _{AWE} ^[13] | 7, 8, 9, 10, 11 |
| t _{ADV} ^[13] | 7, 8, 9, 10, 11 |

Note:
13. 7C191 only

Document #: 38-00076-G

