agere^{systems}

Dual Differential Transceiver BTF1A With Idle Bus Indicator

Features

Driver Features

- Produces a logic zero in third state
- 400 mV difference voltage in third state
- Two line drivers per package
- Logic to convert TTL input logic levels to differential, pseudo-emmiter coupled logic (ECL) output logic levels
- \blacksquare No line loading when Vcc = 0 V
- High output driver for 50 Ω loads
- 200 mA short-circuit current (typical)
- 2.0 ns maximum propagation delay
- \blacksquare <0.2 ns output skew (typical)

Receiver Features

- Two line receivers per package
- High input impedance \approx 8 kΩ
- Logic that converts differential input logic levels to TTL output logic levels
- 4.0 ns maximum propagation delay
- \blacksquare <0.20 V input sensitivity (typical)
- -1.2 V to $+7.2$ V common-mode range

Common Device Features

- Common enable for each driver/receiver pair
- Operating temperature range: -40 °C to $+125$ °C (wider than the 41 Series)
- Single 5.0 V \pm 5% supply
- 400 Mbits/s maximum data rate
- Meets enhanced small device interface (ESDI) standards
- Electrostatic discharge (ESD) performance better than the 41 Series
- Lower power requirement than the 41 Series

Description

The BTF1A device is a dual differential transceiver circuit that transmits and receives digital data over balanced transmission lines and is compatible with Lucent Technologies Microelectronics Group differential drivers and receivers. It is designed to provide a strong logic zero when in the third state. The minimum difference voltage in the third state is 400 mV. It is designed specifically for bus applications where a well-defined logic state is needed when the bus is idle. The driver puts out a logic **zero** when in the third state mode, which is easily overriden by an active buffer on the bus. When all the buffers on the bus are inactive (third state), the signal on the bus is a **zero** indicating that the bus is idle.

The dual drivers translate input TTL logic levels to differential pseudo-ECL output levels. The dual receiver converts differential input logic levels to TTL output levels. Each driver/receiver pair has its own common enable control allowing serial data and a control clock to be transmitted and received on a single integrated circuit. The BTF1A transceiver requires the customer to supply termination resistors on the circuit board.

The powerdown loading characteristics of the receiver input circuit are approximately 8 k Ω relative to the power supplies; hence, it will not load the transmission line when the circuit is powered down. For those circuits with termination resistors, the line will remain impedance matched when the circuit is powered down. The driver does not load the line when it is powered down.

Pin Information

12-2747.a(F)

Figure 1. Differential Transceiver Logic Diagram

Table 1. Enable Truth Table

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Table 2. Absolute Maximum Ratings

Electrical Characteristics

For variations in electrical characteristics over the temperature range, see [Figure 10](#page-9-0) through [Figure 12.](#page-10-0)

Table 3. Power Supply Current Characteristics

TA = -40 °C to +125 °C, Vcc = 5 V \pm 0.25 V.

Third State

The BTF1A driver produces pseudo-ECL levels, and has a third-state mode, which is different than a conventional TTL device. When a driver is placed in the third state, the base of the output transistors are pulled low, bringing the outputs below the active-low level. The BTF1A is unique because it provides a logic zero at its output when in the third state. If all the buffers on the bus are in the third state, the BTF1A is designed to deliver a logic zero to the bus to act as an indicator that the bus is idle. The guaranteed zero level, \sqrt{d} o – Vdo, is 0.4 V.

Electrical Characteristics (continued)

Table 4. Driver Voltage and Current Characteristics

For variations in output voltage over the temperature range, see [Figure 10](#page-9-0) and [Figure 11.](#page-9-1) T^A = −40 °C to +125 °C.

1. Values are with terminations as per [Figure 7](#page-8-0).

2. The input levels and difference voltage provide zero noise immunity and should be tested only in a static, noise-free environment.

3. Test must be performed one lead at a time to prevent damage to the device.

Electrical Characteristics (continued)

Table 5. Receiver Voltage and Current Characteristics

For variation in minimum VoH and maximum VoL over the temperature range, see [Figure 10](#page-9-0). TA = –40 °C to +125 °C.

1. The input levels and difference voltage provide zero noise immunity and should be tested only in a static, noise-free environment.

2. Outputs of unused receivers assume a logic 1 level when the inputs are left open. (It is recommended that all unused positive inputs be tied to the positive power supply. No external series resistor is required.)

3. Test must be performed one lead at a time to prevent damage to the device.

Timing Characteristics

Table 6. Driver Timing Characteristics (See [Figure 3](#page-6-0) and [Figure 4.](#page-7-0))

For t_{P1} and t_{P2} propagation delays over the temperature range, see [Figure 13.](#page-10-1) Propagation delay test circuit con-nected to output is shown in [Figure 7](#page-8-0). TA = -40 °C to +125 °C, Vcc = 5 V ± 0.25 V.

1. CL = 5 pF. Capacitor is connected from each output to ground.

2. tP1 and tP2 are measured from the 1.5 V point of the input to the crossover point of the outputs (see [Figure 3\)](#page-6-0).

Table 7. Receiver Timing Characteristics (See [Figure 5](#page-7-1) and [Figure 6](#page-8-1).)

For propagation delays (tPLH and tPHL) over the temperature range, see [Figure 14](#page-10-2) and [Figure 15.](#page-10-3) Propagation delay test circuit connected to output is shown in [Figure 8](#page-8-2). TA = -40 °C to +125 °C, Vcc = 5 V ± 0.25 V.

Timing Characteristics (continued)

12-3462(F)

Note: This graph is included as an aid to the system designers. Total circuit delay varies with load capacitance. The total delay is the sum of the delay due to the external capacitance and the intrinsic delay of the device.

Figure 3. Driver Propagation Delay Timing

Timing Characteristics (continued)

12-2268.d(F)

Note: In the third state, OUTPUT is 0.4 V more negative than OUTPUT.

Figure 4. Driver Enable and Disable Timing

Figure 5. Receiver Propagation Delay Timing

Timing Characteristics (continued)

 $*$ E2 = 1 while E1 changes state. \dagger E1 = 0 while E2 changes state.

Figure 6. Receiver Enable and Disable Timing

12-2271.a(F)

Test Conditions

Parametric values specified under the Electrical Characteristics and Timing Characteristics sections for the data transmission driver devices are measured with the following output load circuits.

Figure 7. Driver Propagation Delay Test Circuit

* Includes probe and jig capacitances. Note: All 458E, IN4148, or equivalent diodes.

Figure 8. Receiver Propagation Delay Test Circuit

Output Characteristics

[Figure 9](#page-9-2) illustrates typical driver output characteristics. Included are load lines for two typical termination configurations.

12-2269(F)

12-2270(F)

12-2271.a(F)

A. Output Current vs. Output Voltage for Loads Shown in B and C

C. π **Load**

Temperature Characteristics

Temperature Characteristics (continued)

Figure 14. Propagation Delay for a High Output (tPLH) vs. Temperature at VCC = 5.0 V for the Receivers

Figure 15. Propagation Delay for a Low Output (tPHL) vs. Temperature at VCC = 5.0 V for the Receivers

Handling Precautions

CAUTION: This device is susceptible to damage as a result of ESD. Take proper precautions during both handling and testing. Follow guidelines such as JEDEC Publication No. 108-A (Dec. 1988).

When handling and mounting line driver products, proper precautions should be taken to avoid exposure to ESD. The user should adhere to the following basic rules for ESD control:

- 1. Assume that all electronic components are sensitive to ESD damage.
- 2. Never touch a sensitive component unless properly grounded.
- 3. Never transport, store, or handle sensitive components except in a static-safe environment.

ESD Failure Models

Lucent employs two models for ESD events that can cause device damage or failure:

- 1. A human body model (HBM) that is used by most of the industry for ESD-susceptibility testing and protectiondesign evaluation. ESD voltage thresholds are dependent on the critical parameters used to define the model. A standard HBM (resistance = 1500 Ω , capacitance = 100 pF) is widely used and, therefore, can be used for comparison purposes.
- 2. A charged-device model (CDM), which many believe is the better simulator of electronics manufacturing exposure.

[Table 8](#page-11-0) and [Table 9](#page-11-1) illustrate the role these two models play in the overall prevention of ESD damage. HBM ESD testing is intended to simulate an ESD event from a charged person. The CDM ESD testing simulates charging and discharging events that occur in production equipment and processes, e.g., an integrated circuit sliding down a shipping tube.

The HBM ESD threshold voltage presented here was obtained by using these circuit parameters.

Table 8. Typical ESD Thresholds for Data Transmission Transceivers

Table 9. ESD Damage Protection

Latch Up

Latch up evaluation has been performed on the data transmission receivers. Latch up testing determines if the power-supply current exceeds the specified maximum due to the application of a stress to the device under test. A device is considered susceptible to latch up if the power supply current exceeds the maximum level and remains at that level after the stress is removed.

Lucent performs latch up testing per an internal test method which is consistent with JEDEC Standard No. 17 (previously JC-40.2) CMOS Latch Up Standardized Test Procedure.

Latch up evaluation involves three separate stresses to evaluate latch up susceptibility levels:

- 1. dc current stressing of input and output pins.
- 2. Power supply slew rate.
- 3. Power supply overvoltage.

Table 10. Latch Up Test Criteria and Test Results

Outline Diagrams

16-Pin SOIC (SONB/SOG)

Dimensions are in millimeters.

Note: The dimensions in this oultine diagram are intended for informational purposes only. For detailed schematics to assist your design efforts, please contact your Lucent Technologies sales representative.

Power Dissipation

System designers incorporating Lucent data transmission drivers in their applications should be aware of package and thermal information associated with these components.

Proper thermal management is essential to the longterm reliability of any plastic encapsulated integrated circuit. Thermal management is especially important for surface-mount devices, given the increasing circuit pack density and resulting higher thermal density. A key aspect of thermal management involves the junction temperature (silicon temperature) of the integrated circuit.

Several factors contribute to the resulting junction temperature of an integrated circuit:

- Ambient use temperature
- Device power dissipation
- Component placement on the board
- Thermal properties of the board
- Thermal impedance of the package

Thermal impedance of the package is referred to as Θja and is measured in °C rise in junction temperature per watt of power dissipation. Thermal impedance is also a function of airflow present in system application.

The following equation can be used to estimate the junction temperature of any device:

 $T_j = T_A + P_D \Theta_{ja}$

where:

 T_j is device junction temperature (${}^{\circ}C$).

T^A is ambient temperature (°C).

P^D is power dissipation (W).

Θja is package thermal impedance (junction to ambient—°C/W).

The power dissipation estimate is derived from two factors:

- Internal device power
- Power associated with output terminations

Multiplying Icc times Vcc provides an estimate of internal power dissipation.

The power dissipated in the output is a function of the:

- Termination scheme on the outputs
- Termination resistors
- Duty cycle of the output

Package thermal impedance depends on:

- Airflow
- Package type (e.g., DIP, SOIC, SOIC/NB)

The junction temperature can be calculated using the previous equation, after power dissipation levels and package thermal impedances are known.

[Figure 16](#page-14-0) illustrates the thermal impedance estimates for the various package types as a function of airflow. This figure shows that package thermal impedance is higher for the narrow-body SOIC package. Particular attention should, therefore, be paid to the thermal management issues when using this package type.

In general, system designers should attempt to maintain junction temperature below 125 °C. The following factors should be used to determine if specific data transmission drivers in particular package types meet the system reliability objectives:

- System ambient temperature
- Power dissipation
- Package type
- Airflow

12-2753(F)

Figure 16. Power Dissipation

Ordering Information

1. Indicates on-chip output terminating resistors from each driver output to ground.

2. Indicates on-chip input terminations across receiver inputs.

For additional information, contact your Agere Systems Account Manager or the following:
INTERNET: http://www.agere.com INTERNET: **http://www.agere.com** E-MAIL: **docmaster@micro.lucent.com** Agere Systems Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18109-3286 **1-800-372-2447**, FAX 610-712-4106 (In CANADA: **1-800-553-2448**, FAX 610-712-4106) ASIA PACIFIC: Agere Systems Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256 **Tel. (65) 778 8833**, FAX (65) 777 7495 CHINA: Agere Systems (Shanghai) Co., Ltd., 33/F Jin Mao Tower, 88 Century Boulevard Pudong, Shanghai 200121 PRC **Tel. (86) 21 50471212**, FAX (86) 21 50472266 JAPAN: Agere Systems Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan **Tel. (81) 3 5421 1600**, FAX (81) 3 5421 1700 EUROPE: Data Requests: DATALINE: **Tel. (44) 7000 582 368**, FAX (44) 1189 328 148 Technical Inquiries:GERMANY: **(49) 89 95086 0** (Munich), UNITED KINGDOM: **(44) 1344 865 900** (Ascot), FRANCE: **(33) 1 40 83 68 00** (Paris), SWEDEN: **(46) 8 594 607 00** (Stockholm), FINLAND: **(358) 9 3507670** (Helsinki), ITALY: **(39) 02 6608131** (Milan), SPAIN: **(34) 1 807 1441** (Madrid)

Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application.

Copyright © 2001 Agere Systems Inc. All Rights Reserved Printed in U.S.A.

