

Click [here](https://www.maximintegrated.com/en/storefront/storefront.html) to ask an associate for production status of specific part numbers.

MAX30002

Bioimpedance (BioZ) AFE

Ultra-Low-Power, Single-Channel Integrated

General Description

The MAX30002 is a complete bioimpedance (BioZ), analog front-end (AFE) solution for wearable applications. It offers high performance for clinical and fitness applications, with ultra-low-power for long battery life. The MAX30002 is a single bioimpedance channel capable of measuring respiration.

The bioimpedance channel has ESD protection, EMI filtering, internal lead biasing, DC leads-off detection, ultra-low-power leads-on detection during standby mode, and a programmable resistive load for built-in self-test. Soft power-up sequencing ensures no large transients are injected into the electrodes. The channel also has high input impedance, low noise, high CMRR, programmable gain, various low-pass and high-pass filter options, and a high resolution analog-to-digital converter. The bioimpedance channel includes integrated programmable current drive, works with common electrodes, and has the flexibility for 2 or 4 electrode measurements. The bioimpedance channel also has AC lead off detection.

The MAX30002 is available in a 30-bump wafer-level package (WLP), operating over the 0°C to +70°C commercial temperature range.

Applications

- Single-Lead Wireless Patches for In-Patient/Out-Patient Monitoring
- **Respiration and Hydration Monitors**
- Impedance Based Heart Rate Detection

Benefits and Features

- BioZ AFE with High Resolution Data Converter • 17 Bits ENOB with 1.1µV_{P-P} Noise for BioZ
- High AC Dynamic Range of 90mV_{P-P} Will Help Prevent Saturation in the Presence of Motion/Direct Electrode Hits
- Longer Battery Life Compared to Competing Solutions • 158µW at 1.1V Supply Voltage
- Leads-On Interrupt Feature Allows to Keep the µC in Deep Sleep Mode Until Valid Lead Condition is Detected
	- Lead-On Detect Current: 0.63µA (typ)
- High Accuracy Allows for More Physiological Data **Extractions**
- 8-Word FIFO Allows the MCU to Stay Powered Down for 256ms with Full Data Acquisition
- High-Speed SPI Interface
- Shutdown Current of 0.58µA (typ)

[Ordering Information](#page-43-0) appears at end of data sheet.

Functional Diagram

Absolute Maximum Ratings

Package Thermal Characteristics (Note 1)

WI_P

Junction-to-Ambient Thermal Resistance (θJA)44°C/W

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maximintegrated.com/thermal-tutorial**.

Electrical Characteristics

(V_{DVDD} = V_{AVDD} = +1.1V to +2.0V, V_{OVDD} = +1.65V to +3.6V, f_{FCLK} = 32.768kHz, LN_BIOZ = 1, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at $V_{\text{DVDD}} = V_{\text{AVDD}} = +1.8V$, $V_{\text{OVDD}} = +2.5V$, $T_A = +25^{\circ}C$.) (Note 2)

Continuous Power Dissipation (T_A = +70°C) 30-Bump WLP (derate 24.3mW/ºC above +70ºC)1945.5mW Operating Temperature Range0ºC to +70°C Junction Temperature ..+150°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10sec)+300°C Soldering Temperature (reflow)+260°C

Electrical Characteristics (continued)

(V_{DVDD} = V_{AVDD} = +1.1V to +2.0V, V_{OVDD} = +1.65V to +3.6V, f_{FCLK} = 32.768kHz, LN_BIOZ = 1, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{DVDD} = V_{AVDD} = +1.8V, V_{OVDD} = +2.5V, T_A = +25°C.) (Note 2)

Electrical Characteristics (continued)

(V_{DVDD} = V_{AVDD} = +1.1V to +2.0V, V_{OVDD} = +1.65V to +3.6V, f_{FCLK} = 32.768kHz, LN_BIOZ = 1, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{DVDD} = V_{AVDD} = +1.8V, V_{OVDD} = +2.5V, T_A = +25°C.) (Note 2)

Electrical Characteristics (continued)

(V_{DVDD} = V_{AVDD} = +1.1V to +2.0V, V_{OVDD} = +1.65V to +3.6V, f_{FCLK} = 32.768kHz, LN_BIOZ = 1, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{DVDD} = V_{AVDD} = +1.8V, V_{OVDD} = +2.5V, T_A = +25°C.) (Note 2)

Electrical Characteristics (continued)

(V_{DVDD} = V_{AVDD} = +1.1V to +2.0V, V_{OVDD} = +1.65V to +3.6V, f_{FCLK} = 32.768kHz, LN_BIOZ = 1, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at $V_{\text{DVDD}} = V_{\text{AVDD}} = +1.8V$, $V_{\text{OVDD}} = +2.5V$, $T_A = +25^{\circ}C$.) (Note 2)

Note 2: All devices are 100% production tested at T_A = +25°C. Specifications over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

Note 3: Guaranteed by design and characterization. Not tested in production.
Note 4: Use this setting only for $V_{\text{AVDD}} = V_{\text{DVDD}} \ge 1.65V$.

Note 4: Use this setting only for $V_{AVDD} = V_{DVDD} \ge 1.65V$.
Note 5: Use this setting only for $V_{AVDD} = V_{DVDD} \ge 1.55V$.

Note 5: Use this setting only for $V_{AVDD} = V_{DVDD} \ge 1.55V$.
Note 6: Use this setting only for $V_{AVDD} = V_{DVDD} \ge 1.45V$.

Note 6: Use this setting only for $V_{AVDD} = V_{DVDD} \ge 1.45V$.
Note 7: $f_{SCI K} = 4MHz$, burst mode, BFIT[2:0] = 111, C_{SDC}

 f_{SCLK} = 4MHz, burst mode, BFIT[2:0] = 111, C_{SDO} = C_{INTB} = 50pF.

Figure 1a. SPI Timing Diagram

Figure 1b. FCLK Timing Diagram

Typical Operating Characteristics

(V_{DVDD} = V_{AVDD} = 1.8V, V_{OVDD} = 2.5V, T_{A} = +25°C, unless otherwise noted.)

Typical Operating Characteristics (continued)

(V_{DVDD} = V_{AVDD} = 1.8V, V_{OVDD} = 2.5V, T_{A} = +25°C, unless otherwise noted.)

Pin Configuration

Pin Description

Pin Description (continued)

Detailed Description

ESD Protection

Note 8: ESD test performed with 1kΩ series resistor designed to withstand 8kV surge voltage.

BioZ Channel

[Figure 2](#page-12-0) illustrates the BioZ channel block diagram, excluding the ADC. The channel comprises an input MUX, a programmable analog high-pass filter, an instrumentation amplifier, a mixer, an anti-alias filter, and a programmable gain amplifier. The MUX includes several features such as ESD protection, EMI filtering, lead biasing, leads off checking, and ultra-low-power leads-on checking. The output of this analog channel drives a 20-bit Sigma-Delta ADC.

Input MUX

The BioZ input MUX shown in [Figure 3](#page-13-0) contains integrated ESD and EMI protection, DC leads off detect current sources and comparators, lead-on detect, series isolation switches, lead biasing, and a built-in programmable resistor load, for self test.

EMI Filtering and ESD Protection

EMI filtering of the BIP and BIN inputs consists of a single pole, low pass, differential, and common mode filter with the pole located at approximately 32MHz. The BIP and BIN inputs also have input clamps that protect the inputs from ESD events. The DRVP and DRVN outputs also feature ESD protection.

- ±8kV using the Contact Discharge method specified in IEC61000-4-2 ESD.
- ±15kV using the Air Gap Discharge method specified in IEC61000-4-2 ESD.
- ±8kV HMM

For IEC61000-4-2 ESD protection, use 1kΩ or larger series resistors on BIP, BIN, DRVP, and DRVN that are rated to withstand the appropriate surge voltages.

Figure 2. BioZ Channel Input Amplifier, Mixer, and PGA Excluding the ADC and Current Drive Output

Figure 3. BioZ Input MUX

Leads-Off Detection and ULP Leads-On Detection

MAX30002 provides the capability of detecting lead off scenarios that involve two electrode and four electrode configurations through the use of digital threshold and analog threshold comparisons. There are three methods to detect lead-off for the BioZ channel. There is a compliance monitor for the current generator on the DRVP and DRVN pins detecting when the voltage on the pins is outside its operating range. The CGMON bit in the CNFG BIOZ (0x18) register enables this function and the BCGMON, BCGMP, and BCGMN bits in the STATUS (0x01) register indicate if the DRVP and DRVN pins are out of compliance. There is a DC lead-off circuit on the BIP and BIN pins that sinks or sources a programmable DC current and window comparators with a programmable threshold to detect the condition. There is a digital AC lead-off detection monitoring the output of the BioZ ADC with programmable under and overvoltage

levels performing a digital comparison. The EN_BLOFF bit in the CNFG GEN (0x10) register enables this function and the BLOFF_HI_IT[7:0] and BLOFF_LO IT[7:0] bits in the MNGR_DYN (0x05) register sets the digital threshold for detection. Refer to [Table 1](#page-14-0) for lead off conditions and register settings to allow detection. The 0nA setting can also be used with the V_{MID} ±300mV threshold to monitor the input compliance of the INA when DC leads-off detection is not needed.

The ULP lead-on detect operates by pulling BIN low with a pulldown resistance larger than 5MΩ and pulling BIP high with a pullup resistance larger than 15MΩ. A low-power comparator determines if BIP is pulled below a predefined threshold that occurs when both electrodes make contact with the body. When the impedance between BIP and BIN is less than 40MΩ, the LONINT status bit is asserted, and when the interrupt is enabled on either the INTB or INT2B pin, will alert the µC to a leads-on condition.

Table 1. BioZ Lead Off Detection Configurations

Lead Bias

The MAX30002 limits the BIP and BIN DC input common mode range to V_{MID} ±150mV at V_{AVDD} = 1.1V or V_{MID} $±550mV$ (typ) at V_{AVDD} = 1.8V. This range can be maintained either through external/internal lead-biasing.

Internal DC lead-biasing consists of 50MΩ, 100MΩ, or 200MΩ selectable resistors to V_{MID} that drive the electrodes within the input common mode requirements of the BioZ channel and can drive the connected body to the proper common mode voltage level. See the EN_ RBIAS[1:0], RBIASV[1:0], RBIASP, and RBIASN bits in the CNFG_GEN (0x10) register to select a configuration.

The common-mode voltage, V_{CM} , can optionally be used as a body bias to drive the body to the common-mode voltage by connecting V_{CM} to a separate electrode on the body through a 200kΩ or higher resistor to limit current into the body according to IEC 60601-1:2005, 8.7.3. If this is utilized then the internal lead bias resistors to V_{MID} can be disabled.

Programmable Resistive Load

The programmable resistive load on the DRVP/DRVN pins allows a built in self-test of the current generator (CG) and the entire BioZ channel. Refer to [Figure 4](#page-15-0) for implementation details.

Nominal resistance can be varied between 5kΩ and 625Ω. The modulation resistance is used to switch the load resistance between R_{NOM} and (R_{NOM} - R_{MOD}) at the selected modulation rate. The modulation resistance is dependent on the nominal resistance value with resolution of 247.5mΩ to 2.96Ω at the largest nominal resistance (5kΩ) and 15.3mΩ to 46.3mΩ with the smallest nominal resistance (625Ω). Refer to [Table 2](#page-16-0) for a complete listing of nominal and modulated resistor values. Modulation rate can be programmed between 62.5mHz to 4Hz.

See register CNFG_BMUX (0x17) to select the configuration for modulation rate and resistor value.

Figure 4. Programmable Resistive Load Topology

Table 2. Programmable Resistive Load Values

Current Generator

The current generator provides square-wave modulating differential current that is AC injected into the body via pins DRVP and DRVN with the bio-impedance sensed differentially through pins BIP and BIN. Two and four electrode configurations are supported for typical wet and dry electrode impedances.

Current amplitudes between $8\mu A_{PK}$ to $96\mu A_{PK}$ are selectable with current injection frequencies between 125Hz and 131.072kHz in power of two increments. See register CNFG_BIOZ (0x18) for configuration selections.

Current amplitude should be chosen so as not exceed 90mV_{P-P} at the BIP and BIN pins based on the network impedance at the current injection frequency. A 47nF DC blocking capacitor is required between both DRVP and DRVN and their respective electrodes. The current generator also includes a phase offset adjustment, which delays the drive current modulator with respect to the input mixer. The phase can be adjusted in 11.25° increments from 0° to 168.75° for injection frequencies up to f_{MSTR} . For injection frequencies of 2 x f_{MSTR} and 4 x f_{MSTR} , the phase resolution is reduced to 22.5 $^{\circ}$ and 45 $^{\circ}$, respectively; see CNFG_BIOZ (0x18) for details.

Converting BioZ Samples to Ohms

BioZ samples are recorded in a 20-bit left-justified two's complement format. After converting to signed magnitude format, BioZ is calculated by the following equation:

BioZ (Ω) = ADC x V_{REF} / (2¹⁹ x BIOZ_CGMAG x BIOZ_GAIN)

ADC is the ADC counts in signed magnitude format, VREF is 1V (typ; see *[Electrical Characteristics](#page-2-0)*), BIOZ_CGMAG is 8 to 96 x 10-6A, and BIOZ_GAIN is 10V/V, 20V/V, 40V/V, or 80V/V. BIOZ_CGMAG and BIOZ_GAIN are set in CNFG_BIOZ (0x18).

Current Selection and Resolution Calculation Example 1 (Two Terminal with Common Protection)

Selection of the appropriate current is accomplished by first calculating the resistive component of the network impedance at the injection frequency. Worst case electrode impedances should be used.

Given [Figure 5](#page-17-0) and a current injection frequency of 80kHz, the resistive component of the network impedance is:

$$
R_{BODY} + 2R_{P1} + 2R_{P2} + 2R_S + Re \left\{ \frac{2R_E}{1 + j\omega R_E C_E} \right\} = 2.7k\Omega
$$

where R_{BODY} = 100Ω, R_{P1} = 1kΩ, R_{P2} = 200Ω, R_S = 100Ω, R_E = 1MΩ, C_E = 5nF. The maximum current injection is the maximum AC input differential range

(90mV_{PK}) divided by the network impedance (2.7k Ω) or $33.3\mu A_{PK}$. The closest selectable lower value is $32\mu A_{PK}$.

Given the current injection value and the channel bandwidth (refer to register CNFG_BIOZ (0x18) for digital LPF selection) the resolvable impedance can be calculated by dividing the appropriate input referred noise by the current injection value. For example, with a bandwidth of 4Hz, the input referred noise with a gain of 20V/V is 0.16pV RMS or $1.1\mu V_{P-P}$. The resolvable impedance is, therefore, 1.1µVp-p/32µAp_K = 34m Ω p-p or 5m Ω _{RMS}.

Current Selection and Resolution Calculation Example 2 (Four Terminal)

Selection of the appropriate current is accomplished by first calculating the resistive component of the network impedance at the injection frequency. Worst case electrode impedances should be used.

Given [Figure 6](#page-18-0) and a current injection frequency of 80kHz, the resistive component of the network impedance is:

$$
R_{BODY} + 2R_{DP1} + 2R_{DP2} + 2R_S + Re\left\{\frac{2R_E}{1 + j\omega R_E C_E}\right\} = 2.7k\Omega
$$

where R_{BODY} = 100Ω, R_{DP1} = 1kΩ, R_{DP2} = 200Ω, R_S = 100Ω, R_F = 1MΩ, C_F = 5nF. The maximum current injection is the maximum DRVP/N Compliance Voltage $(V_{\text{DD}}-0.5V = 0.6V$ for $V_{\text{DD}} = 1.1V$) divided by the network impedance (2.7kΩ) or 222.2μA_{PK}. The closest selectable lower value is $96\mu A_{PK}$.

Figure 5. Example Configuration – Two Terminal with Common Protection

Figure 6. Example Configuration—Four Terminal

Given the current injection value and the channel bandwidth (refer to register CNFG_BIOZ (0x18) for digital LPF selection) the resolvable impedance can be calculated by dividing the appropriate input referred noise by the current injection value. For example, with a bandwidth of 4Hz, the input referred noise with a gain of 40 V/V is 0.12μ V_{RMS} or 0.78µV_{P-P}. The resolvable impedance is therefore $0.78\mu V_{\text{P-P}}/96\mu A_{\text{PK}} = 8\text{m}\Omega_{\text{P-P}}$ or 1.2m Ω_{RMS} .

Filter Section

The filter section consists of an FIR decimation filter to to convert the ADC sample rate to the final data rate, followed by a programmable IIR and FIR filter to implement HPF and LPF selections, respectively.

The high-pass filter options include a fourth-order IIR Butterworth filter with a 0.05Hz or 0.5Hz corner frequency along with a pass through setting for DC coupling. Lowpass filter options include a 12-tap linear phase (constant group delay) FIR filter with 4Hz, 8Hz, or 16Hz corner frequencies. See register CNFG_BIOZ (0x18) to configure the filters. [Table 3](#page-19-0) illustrates the BioZ latency in samples and time for each ADC data rate.

Noise Measurements

[Table 4](#page-19-1) shows the noise performance of the BioZ channel of MAX30002 referred to the BioZ inputs.

Reference and Common Mode Buffer

The MAX30002 features internally generated reference voltages. The bandgap output (V_{BG}) pin requires an external 1.0µF capacitor to AGND and the reference output (VRFF) pin requires a 10µF external capacitor to AGND for compensation and noise filtering.

A common-mode buffer is provided to buffer 650mV which is used to drive common mode voltages for internal blocks. Use a 10 μ F external capacitor between V_{CM} to AGND to provide compensation and noise filtering. The common-mode voltage, V_{CM} , can optionally be used as a body bias to drive the body to the common-mode voltage by connecting V_{CM} to a separate electrode on the body through a 200kΩ or higher resistor to limit current into the body according to IEC 60601-1:2005, 8.7.3. If this is utilized then the internal lead bias resistors to V_{MID} may be disabled if the input signals are within the commonmode input range.

Table 3. BioZ Latency in Samples and Time as a Function of BioZ Data Rate and Decimation

Table 4. BioZ Channel Noise Performance

SNR = 20log(VIN(RMS)/VN(RMS)), ENOB = (SNR – 1.76)/6.02

VINP-P = 100mV, VINRMS = 35.4mV for a gain of 10V/V. The input amplitude is reduced accordingly for high gain settings.

SPI Interface Description

32 Bit Normal Mode Read/Write Sequences

The MAX30002 interface is SPI/QSPI/Micro-wire/DSP compatible. The operation of the SPI interface is shown in Figure 1a. Data is strobed into the MAX30002 on SCLK rising edges. The device is programmed and accessed by a 32 cycle SPI instruction framed by a CSB low interval. The content of the SPI operation consists of a one byte command word (comprised of a seven bit address and a Read/Write mode indicator, i.e., A[6:0] + R/W) followed by a three-byte data word. The MAX30002 is compatible with $CPOL = 0/CPHA = 0$ and $CPOL = 1/CPHA = 1$ modes of operation.

Write mode operations will be executed on the 32nd SCLK rising edge using the first four bytes of data available. In write mode, any data supplied after the 32nd SCLK rising edge will be ignored. Subsequent writes require CSB to de-assert high and then assert low for the next write command. In order to abort a command sequence, the rise of CSB must precede the updating (32nd) rising-edge of SCLK, meeting the t_{CSA} requirement.

Read mode operations will access the requested data on the 8th SCLK rising edge, and present the MSB of the requested data on the following SCLK falling edge, allowing the µC to sample the data MSB on the 9th SCLK rising edge. Configuration, Status, and FIFO data are all available via normal mode read back sequences. If more than 32 SCLK rising edges are provided in a normal read sequence then the excess edges will be ignored and the device will read back zeros.

If accessing the STATUS register or the BIOZ FIFO memory, all interrupt updates will be made and the internal FIFO read pointer will be incremented in response to the 30th SCLK rising edge, allowing for internal synchronization operations to occur. See the data tag structures used within the FIFO for means of detecting end-of-file (EOF) samples, invalid (empty samples) and other aides for efficiently using and managing normal mode read back operations.

Burst Mode Read Sequence

The MAX30002 provides commands to read back the BIOZ FIFO memory in a burst mode to increase data transfer efficiency. Burst mode uses different register addresses than the normal read sequence register addresses. The first 32 SCLK cycles operate exactly as described for the normal mode. If the µC continues to provide SCLK edges beyond the 32nd rising edge, the MSB of the next available FIFO word will be presented on the next falling SCLK edge, allowing the µC to sample the MSB of the next word on the 33rd SCLK rising edge. Any affected interrupts and/or FIFO read pointers will be incremented in response to the (30+nx24)th SCLK rising edge where n is an integer starting at 0. (i.e., on the 30th, 54th, and 78th SCLK rising-edges for a three-word, burstmode transfer).

This mode of operation will continue for every 24 cycle sub frame, as long as there is valid data in the FIFO. See the data tag structures used within each FIFO for means of detecting end-of-file (EOF) samples, invalid (empty samples) and other aides for efficiently using and managing burst mode read back operations.

There is no burst mode equivalent in write mode.

Figure 7. SPI Normal Mode Transaction Diagram

Figure 8. SPI Burst Mode Read Transactions Diagram

User Command and Register Map

Note: R/W Mode R+ denotes burst mode.

x = Don't Care

Register Description

NO_OP (0x00 and 0x7F) Registers

No Operation (NO OP) registers are read-write registers that have no internal effect on the device. If these registers are read back, DOUT remains zero for the entire SPI transaction. Any attempt to write to these registers is ignored without impact to internal operation.

STATUS (0x01) Register

STATUS is a read-only register that provides a comprehensive overview of the current status of the device. The first two bytes indicate the state of all interrupt bits (regardless of whether interrupts are enabled in registers EN_INT (0x02) or EN_INT2 (0x03)). All interrupt bits are active high. The last byte includes detailed status information for conditions associated with the other interrupt bits.

Table 5. STATUS (0x01) Register Map

Table 6. Status (0x01) Register Meaning

Table 6. Status (0x01) Register Meaning (continued)

EN_INT (0x02) and EN_INT2 (0x03) Registers

EN_INT and EN_INT2 are read/write registers that govern the operation of the INTB output and INT2B output, respectively. The first two bytes indicate which interrupt input bits are included in the interrupt output OR term (ex. a one in an EN_INT register indicates that the corresponding input bit is included in the INTB interrupt output OR term). See the STATUS register for detailed descriptions of the interrupt bits. The power-on reset state of all EN_INT bits is 0 (ignored by INT).

EN_INT and EN_INT2 can also be used to mask persistent interrupt conditions in order to perform other interrupt-driven operations until the persistent conditions are resolved.

INTB_TYPE[1:0] allows the user to select between a CMOS or an open-drain NMOS mode INTB output. If using opendrain mode, an option for an internal 125kΩ pullup resistor is also offered.

All INTB and INT2B types are active-low (INTB low indicates the device requires servicing by the μ C); however, the opendrain mode allows the INTB line to be shared with other devices in a wired-or configuration.

In general, it is suggested that INT2B be used to support specialized/dedicated interrupts of use in specific applications, such as the self-clearing versions of SAMP or RRINT.

Table 7. EN_INT (0x02) and EN_INT2 (0x03) Register Maps

Table 8. EN_INT (0x02 and 0x03) Register Meaning

MNGR_INT (0x04)

MNGR_INT is a read/write register that manages the operation of the configurable interrupt bits in response to BIOZ FIFO conditions (see the STATUS register and BIOZ FIFO descriptions for more details).

Table 9. MNGR_INT (0x04) Register Map

Table 10. MNGR_INT (0x04) Register Functionality

MNGR_DYN (0x05)

MNGR_DYN is a read/write register that manages the settings of any general/dynamic modes within the device. This register contains the interrupt thresholds for BIOZ AC Lead-Off Detection (see CNFG_GEN for more details). Unlike many CNFG registers, changes to dynamic modes do not impact FIFO operations or require a SYNCH operation (though the affected circuits may require time to settle, resulting in invalid/corrupted FIFO output voltage information during the settling interval).

Table 11. MNGR_DYN (0x05) Register Map

Table 12. MNGR_DYN (0x05) Register Functionality

SW_RST (0x08)

SW_RST (Software Reset) is a write-only register/command that resets the MAX30002 to its original default conditions at the end of the SPI SW_RST transaction (i.e. the 32nd SCLK rising edge). Execution occurs only if DIN[23:0] = 0x000000. The effect of a SW_RST is identical to power-cycling the device.

Table 13. SW_RST (0x08) Register Map

SYNCH (0x09)

SYNCH (Synchronize) is a write-only register/command that begins new BIOZ operations and recording, beginning on the internal MSTR clock edge following the end of the SPI SYNCH transaction (i.e. the 32nd SCLK rising edge). Execution occurs only if DIN[23:0] = 0x000000. SYNCH will reset and clear the FIFO memory and the DSP filter (to midscale), allowing the user to effectively set the "Time Zero" for the FIFO records. No configuration settings are impacted. For best results, users should wait until the PLL has achieved lock before synchronizing if the CNFG GEN settings have been altered.

Once the device is initially powered up, it will need to be fully configured prior to launching recording operations. Likewise, anytime a change to CNFG_GEN or CNFG_ BIOZ registers are made there may be discontinuities in the BIOZ records and possibly changes to the size of the time steps recorded in the FIFOs. The SYNCH command provides a means to restart operations cleanly following any such disturbances.

If a FIFO overflow event occurs and a portion of the record is lost, it is recommended to use the SYNCH command to recover and restart the recording, (avoiding issues with missing data).

Table 14. SYNCH (0x09) Register Map

FIFO_RST (0x0A)

FIFO_RST (FIFO Reset) is a write-only register/command that begins a new BIOZ recording by resetting the FIFO memory and resuming the record with the next available BIOZ data. Execution occurs only if DIN[23:0] = 0x000000. Unlike the SYNCH command, the operations of any active BIOZ circuitry are not impacted by FIFO_RST, so no settling/ recovery transients apply. FIFO_RST can also be used to quickly recover from a FIFO overflow state.

Table 15. FIFO_RST (0x0A) Register Map

INFO (0x0F)

INFO is a read-only register that provides information about the MAX30002. The first nibble contains an alternating bit pattern to aide in interface verification. The second nibble contains the revision ID. The third nibble includes part ID information.

Note: Due to internal initialization procedures, this command will not read-back valid data if it is the first command executed following either a power-cycle event, or a SW_RST event.

Table 16. INFO (0x0F) Register Map

Table 17. INFO (0x0F) Register Meaning

CNFG_GEN (0x10)

CNFG_GEN is a read/write register which governs general settings, most significantly the master clock rate for all internal timing operations. Anytime a change to CNFG_GEN is made, there may be discontinuities in the BIOZ record and possibly changes to the size of the time steps recorded in the FIFOs. The SYNCH command can be used to restore internal synchronization resulting from configuration changes. Note when EN_BIOZ is logic-low, the device is in one of two ultralow power modes (determined by EN_ULP_LON).

Table 18. CNFG_GEN (0x10) Register Map

Table 19. CNFG_GEN (0x10) Register Functionality

Table 19. CNFG_GEN (0x10) Register Functionality (continued)

[Table 20](#page-30-0) shows BIOZ data rates that can be realized with various setting of FMSTR, along with RATE configuration bits available in the CNFG_BIOZ register. Note FMSTR also determines the timing resolution of the CAL waveform generator.

Table 20. Master Frequency Summary Table

CNFG_BMUX(0x17)

CNFG_BMUX is a read/write register which configures the operation, settings, and functionality of the input multiplexer associated with the BIOZ channel.

Table 21. CNFG_BMUX (0x17) Register Map

Table 22. CNFG_BMUX (0x17) Register Functionality

Table 22. CNFG_BMUX (0x17) Register Functionality (continued)

Table 23. CNFG_BMUX (0x17) RMOD BIST Settings

Table 23. CNFG_BMUX (0x17) RMOD BIST Settings (continued)

CNFG_BIOZ(0x18)

CNFG_BIOZ is a read/write register which configures the operation, settings, and function of the BIOZ channel, including the associated modulated current generator. Anytime a change to CNFG_BIOZ is made, there may be discontinuities in the BIOZ record and possibly changes to the size of the time steps recorded in the BIOZ FIFO. The SYNCH command can be used to restore internal synchronization resulting from configuration changes.

Table 24. CNFG_BIOZ (0x18) Register Map

Table 25. CNFG_BIOZ (0x18) Register Functionality

Table 25. CNFG_BIOZ (0x18) Register Functionality (continued)

Table 26. Supported RATE and DLPF Options

Note: Combinations shown in grey are unsupported and will be internally mapped to the default settings shown.

Table 27. Actual BIOZ Current Generator Modulator Frequencies vs. FMSTR[1:0] Selection

Table 28. Allowed CGMAG Option vs. FCGEN Selections

FIFO Memory Description

The device provides read only FIFO memory for BIOZ information. The operation of this FIFO memory is detailed in the following sections.

[Table 29](#page-37-0) summarizes the method of access and data structure within the FIFO memory.

Table 29. FIFO Memory Access and Data Structure Summary

BIOZ FIFO Memory (8 Words x 24 Bits)

The BIOZ FIFO memory is a standard circular FIFO consisting of 8 words, each with 24 bits of information. The BIOZ FIFO is independently managed by internal read and write pointers. The read pointer is updated in response to the 32nd SCLK rising edge in a normal mode read back transaction and on the $(32 + n \times 24)$ th SCLK rising edge(s) in a burst mode transaction where $n = 0$ to up to 31. Once a FIFO sample is marked as read, it cannot be accessed again.

The write pointer is governed internally. To aide data management and reduce µC overhead, the device provides a user-programmable BIOZ FIFO Interrupt Threshold (BFIT[2:0]) governing the BIOZ Interrupt bit (BINT). This threshold can be programmed with values from 1 to 8, representing the number of unread BIOZ FIFO entries required before the BINT bit will be asserted, alerting the µC that there is a significant amount of data in the BIOZ FIFO ready for read back (see MNGR_INT (0x04) for details).

If the write pointer ever traverses the entire FIFO array and catches up to the read pointer (due to failure of the µC to read/maintain FIFO data), a FIFO overflow will occur and data will be corrupted. The BOVF STATUS and tag bits will indicate this condition and the FIFO should be cleared before continuing measurements using either a SYNCH or FIFO_RST command—note overflow events will result in the loss of samples and thus timing information, so these conditions should not occur in welldesigned applications.

Do not read beyond the last valid FIFO word to prevent possible data corruption.

BIOZ FIFO Data Structure

The data portion of the word contains the 20-bit BIOZ voltage information measured at the requested sample rate in left justified two's complement format. One bit is set to 0 and the remaining three bits of data hold important data tagging information (see details in [Table 30\)](#page-38-0). After converting the data portion of the sample to signed magnitude format, BioZ is calculated by the following equation:

BioZ (Ω) = ADC x VREF / (219 x BIOZ_CGMAG x BIOZ_GAIN)

Where:

ADC = ADC counts in signed magnitude format, V_{RFF} = 1V (typ) (see the *[Electrical Characteristics](#page-2-0)* section), BIOZ CGMAG = 8 to 96 x 10-6A, and BIOZ GAIN = 10V/V, 20V/V, 40V/V, or 80V/V. BIOZ_CGMAG and BIOZ GAIN are set in CNFG BIOZ (0x18).

Table 30. BIOZ FIFO BIOZ Data Tags (BTAG[2:0] = D[2:0])

BIOZ Data Tags (BTAG)

The final three bits in the sample are used as a data tag (BTAG[2:0] = D[2:0]) to assist in managing data transfers. The BTAG structure used is detailed below.

VALID: BTAG = 000 indicates that BIOZ data for this sample represents both a valid voltage and time step in the BIOZ record.

OVER or UNDER RANGE: BTAG = 001 indicates that BIOZ data for this sample violated selected range thresholds (see MNGR_DYN and CNFG_GEN) and that the voltage information in the sample should be evaluated to see if it is valid or indicative of a leads-off condition. Note that while the voltage data may be invalid, samples of this type do represent valid time steps in the BIOZ record.

VALID EOF: BTAG = 010 indicates that BIOZ data for this sample represents both a valid voltage and time step in the BIOZ record, and that this is the last sample currently available in the BIOZ FIFO (End-of-File, EOF). The μ C should wait until further samples are available before requesting more data from the BIOZ FIFO.

OVER or UNDER RANGE EOF: BTAG = 011 indicates that BIOZ data for this sample violated selected range thresholds (see MNGR_DYN and CNFG_GEN) and that the voltage information in the sample should be evaluated to see if it is valid or indicates a leads-off condition. Note that while the voltage data may be invalid, samples of this type do represent valid time steps in the BIOZ record. This is also the last sample currently available in the BIOZ FIFO (End-of-File, EOF). The µC should wait until further samples are available before requesting more data from the BIOZ FIFO.

EMPTY: BTAG = 110 is appended to any requested read back data from an empty FIFO. The presence of this tag alerts the user that this FIFO data does not represent a valid sample or time step. Note that if handled properly by the µC, an occurrence of an empty tag will not compromise the integrity of a continuous FIFO record – this tag only indicates that the read back request was either premature or unnecessary.

OVERFLOW: BTAG = 111 indicates that the FIFO has overflowed and that there are interruptions or missing data in the sample records. The BIOZ Overflow (BOVF) bit is also included in the STATUS register. A FIFO_RESET is required to resolve this situation, effectively clearing the FIFO so that valid sampling going forward is assured.

Applications Information

External Filters

The BioZ filter depends on the drive frequency used in the application. Place the differential mode corner frequency several decades higher than the maximum drive frequency. Place the common mode corner frequency higher than the differential mode corner frequency but lower than the AM radio band.

Body Bias Electrode

Compliance with the common mode input range of the ECG and BioZ channels is achieved by using internal lead bias or by adding a third electrode to drive the body to V_{CM} . The body bias drive electrode improves performance in applications with high electrode impedance or high 50/60Hz coupling. Using V_{CM} drive also improves the input impedance because internal lead bias is disabled.

Typical Application Circuit

Figure 9. Two-Electrode Respiration Monitor Typical Application Circuit

Application Diagrams

See [Figure 10](#page-41-0) for an example of a clinical application for monitoring respiration using just two electrodes and with optional shared defibrillation protection circuitry. The electrode models are shown to illustrate the electrical characteristics of the physical electrodes.

Four Electrode Respiration Monitoring Application

See [Figure 11](#page-42-0) for an example of a clinical application for monitoring respiration using four electrodes and with optional defibrillation protection circuitry. The electrode models are shown to illustrate the electrical characteristics of the physical electrodes.

Figure 10. Two Electrode Respiration Monitoring with Optional Common Defibrillation Protection.

Figure 11. Four Electrode Respiration Monitoring with Optional Defibrillation Protection.

Ordering Information

+*Denotes lead(Pb)-free/RoHS-compliant package. T = Tape and reel.*

Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Revision History

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is
assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties th