


# REF34-Q1 Low-Drift, Low-Power, Small-Footprint Series **Voltage References**

#### 1 Features

- AEC-Q100 qualified with the following results:
  - Device temperature grade 1: -40°C to +125°C ambient operating temperature
  - Device HBM ESD classification level 2
  - Device CDM ESD classification level C6
- Initial accuracy: ±0.05% (maximum)
- Temperature coefficient: 6 ppm/°C (maximum)
- Operating temperature range: -40°C to +125°C
- Output voltage options: 2.5V, 3.0V, 3.3V, 4.096V, 5.0V
- Output current: ±10 mA
- Low guiescent current: 95 µA (maximum)
- Low shutdown mode current: 3 µA (maximum)
- Wide input voltage: 12 V
- Output 1/f noise (0.1 Hz to 10 Hz):  $3.8 \mu V_{PP}/V$
- Excellent long-term stability 25 ppm/1000 hrs
- Available in 6-pin and 5-Pin SOT-23 package and 8-pin MSOP package

# 2 Applications

- Body control modules
- On board chargers
- **Traction inverters**
- Battery management systems
- Advanced driver assistance systems



**Simplified Schematic** 

### 3 Description

The REF34-Q1 devices are low-temperature-drift (6 ppm/°C), low-power, high-precision CMOS voltage references. The devices have ±0.05% initial accuracy and low operating current with power consumption less than 95 µA. These devices also offer very low output noise of 3.8 µV<sub>PP</sub>/V, which enable the devices to maintain high signal integrity with high-resolution data converters and noise critical systems.


Stability and system reliability are further improved by the low output-voltage hysteresis of these devices and low long-term output voltage drift. Furthermore, the small size and low operating current of the devices (95 µA) make them an excellent choise for batterypowered applications. The REF34-Q1 features an enable pin that can set the device into shutdown where it consumes a low stand by current (3 µA) to help with overall system power during standby.

The REF34-Q1 family is specified for the wide temperature range of -40°C to +125°C. Contact the TI sales representative for additional voltage options.

#### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
REF34xx-Q1	SOT-23 (6)	2.90 mm × 1.60 mm
REF34xxS-Q1	SOT-23 (5)	2.90 mm × 1.60 mm
REF34xx-Q1	VSSOP (8)	4.00 mm × 4.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



**Dropout vs Current Load Over Temperature** 



# **Table of Contents**

1	10.1 Overview	
	10.2 Functional Block Diagram	
2	10.4 Device Functional Modes	
	11 Application and Implementation	18
4		
4		
4	14 Device and Documentation Support	
<mark>5</mark>	14.1 Documentation Support	25
<b>7</b>	14.2 Receiving Notification of Documentation Updates	s <mark>25</mark>
12	14.3 Support Resources	25
12	14.4 Trademarks	25
13	14.5 Electrostatic Discharge Caution	25
	14.6 Glossary	
14	15 Mechanical, Packaging, and Orderable	
15	Information	25
16		
		1 10.3 Feature Description

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (August 2020) to Revision C (October 2020)	Page
Added information for REF34-Q1 DGK Package	3
Added information for REF34xx-Q1 DGK package pin functions	
Changes from Revision A (September 2018) to Revision B (August 2020)	Page
Added information for REF34xxS-Q1	
Added information for REF34xxS-Q1	3
Changes from Revision * (July 2018) to Revision A (September 2018)	Page
Changed Advance Information to Production Data	



# **5 Device Comparison Table**

PRODU	V <sub>OUT</sub>	
REF3425-Q1	REF3425S-Q1	2.5 V
REF3430-Q1	REF3430S-Q1	3.0 V
REF3433-Q1	REF3433S-Q1	3.3 V
REF3440-Q1	REF3440S-Q1	4.096 V
REF3450-Q1	REF3450S-Q1	5.0 V

<sup>(1)</sup> For full orderable part number please refer to Section 15.

# **6 Pin Configuration and Functions**




Figure 6-1. DBV Package 6-Pin SOT-23 (Top View) Figure 6-2. DBV Package 5-Pin SOT-23 (Top View)




Figure 6-3. DGK Package 8-Pin VSSOP (Top View)

### **6.1 Pin Functions**

	F	PIN			
NAME	REF34xx-Q1 (DBV)	REF34xxS-Q1 (DBV)	REF34xx- Q1 (DGK)	TYPE	DESCRIPTION
GND_F	1	-	3	Ground	Ground force connection
GND_S	2	-	2	Ground Ground sense connection	
GND	-	2	-	Ground	Ground connection
ENABLE	3	-	1	Input Enable connection. Enables or disables the device.	
IN	4	3	8	Power	Input supply voltage connection
OUT_S	5	-	7	Output	Reference voltage output sense connection
OUT_F	6	-	6	Output	Reference voltage output force connection
OUT	-	4	-	Output	Reference voltage output connection
NC	-	1	-	-	Test pin, connect from 0V to 18V
NIC	-	5	4,5	-	No internal connection



## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input voltage	IN	-0.3	13	V
Input voltage	EN	-0.3	IN + 0.3	V
Output voltage	V <sub>OUT</sub>	-0.3	5.5	V
Output short circuit current		20	mA	
Operating temperature range, T <sub>A</sub>	-55	150	°C	
Storage temperature range, T <sub>stg</sub>		-65	170	°C

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. These are stress ratings only and functional operation of the device at these or any other conditions beyond those specified in the Electrical Characteristics Table is not implied.

#### 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
IN	Input Voltage	V <sub>OUT</sub> + V <sub>DO</sub> <sup>(1)</sup>		12	<b>V</b>
EN	Enable Voltage	0		IN	V
IL	Output Current	-10		10	mA
T <sub>A</sub>	Operating Temperature	-40	25	125	°C

<sup>(1)</sup>  $V_{DO}$  = Dropout voltage

#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DBV DBV DGK			UNIT
		5 PINS	6 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	122.6	122.6	174.1	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	80.2	80.2	61.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42	42	95.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	23.2	23.2	8.5	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	41.9	41.9	93.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: REF34-Q1



## 7.5 Electrical Characteristics

At  $V_{IN} = V_{OUT} + V_{DO}$ ,  $C_{OUT} = 10 \mu F$ ,  $C_{IN} = 0.1 \mu F$ ,  $I_L = 0 mA$ , minimum and maximum specifications at  $T_A = -40$ °C to 125°C;

	PARAMETER	TEST CO	ONDITION	MIN	TYP	MAX	UNIT
ACCURAC	Y AND DRIFT					'	
	Output voltage accuracy	T <sub>A</sub> = 25°C		-0.05		0.05	%
	Output voltage temperature coefficient (1)				2.5	6	ppm/°C
LINE & LO	AD REGULATION						
		$V_{IN} = V_{OUT} + V_{DO}$ (2) to 1	2 V		2		
$\Delta V_{O}/\Delta V_{IN}$	Line Regulation	$V_{IN} = V_{OUT} + V_{DO}$ (2) to 1				15	ppm/V
		I <sub>L</sub> = 0 mA to 10mA, V <sub>IN</sub>	Sourcing		20		
		= V <sub>OUT</sub> + V <sub>DO</sub> (3)	Sourcing			30	
			Sinking, REF3425-Q1		40		
			Sinking, REF3430-Q1		43		
			Sinking, REF3433-Q1	,	48		
A) / /AI	Lead Demodefier		Sinking, REF3440-Q1		60		
$\Delta V_{O}/\Delta I_{L}$	Load Regulation	$I_L = 0 \text{ mA to } -10 \text{mA}, V_{IN}$	Sinking, REF3450-Q1	,	70		ppm/m/
		= V <sub>OUT</sub> + V <sub>DO</sub> (3)	Sinking, REF3425-Q1			70	
			Sinking, REF3430-Q1			75	
			Sinking, REF3433-Q1			84	
			Sinking, REF3440-Q1			98	
			Sinking, REF3450-Q1			140	
NOISE							
		0.1Hz ≤ f ≤ 10Hz			5		
e <sub>np-p</sub>	Low frequency noise (4)	0.1Hz ≤ f ≤ 10Hz (REF3440–Q1 and REF3450–Q1)			3.8		μV p–p/\
e <sub>n</sub>	Integrated wide band noise	10Hz ≤ f ≤ 10kHz			24		μVrms
^	Output voltage noise	f = 1kHz			0.25		ppm/√H:
e <sub>n</sub>	density	f = 1kHz (REF3440-Q1	and REF3450-Q1)	0.2			1
LONG TEF	RM STABILITY AND HYST	ERESIS	·			•	
	Long-term stability (5)	DBV Package	0 to 1000h at 35°C		25		
	Long-term stability (9)	DBV Fackage	1000h to 2000h at 35°C		10		ppm
	Long-term stability (5)	DGK Package	0 to 1000h at 35°C		17		
		DBV Package	25°C, –40°C,125°C, 25°C Cycle 1		30		
	Output voltage thermal	DDV I donage	25°C, –40°C,125°C, 25°C Cycle 2		10		ppm
	hysteresis <sup>(6)</sup>	DGK Package	25°C, –40°C,125°C, 25°C Cycle 1		20		рріп
		DOIN I ackage	25°C, -40°C,125°C, 25°C Cycle 2		10		
TURN-ON	TIME						
t <sub>ON</sub>	Turn-on time	0.1% of output voltage so REF3425–Q1	ettling, C <sub>L</sub> = 10 μF,		2.5		ms
CAPACITI	VE LOAD						
$C_L$	Stable output capacitor range			0.1		10	μF



At  $V_{IN}$  =  $V_{OUT}$  +  $V_{DO}$ ,  $C_{OUT}$  = 10  $\mu$ F,  $C_{IN}$  = 0.1  $\mu$ F,  $I_L$  = 0 mA, minimum and maximum specifications at  $T_A$  =  $-40^{\circ}$ C to 125°C; Typical specifications at  $T_A$  = 25°C unless otherwise noted


	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
ОИТРИТ	Γ VOLTAGE						
		REF3425Q1		2.5			
		REF3430Q1		3.0			
$V_{OUT}$	Output voltage	REF3433Q1		3.3		V	
		REF3440Q1		4.096			
		REF3450Q1		5.0			
POWER	SUPPLY						
V <sub>IN</sub>	Input voltage		V <sub>OUT</sub> + V		12	V	
IL	Output current capacity	$V_{IN} = V_{OUT} + V_{DO}$ to 12 V	-10		10	mA	
		Active mode		72	95	μΑ	
IQ	Quiescent current	Shutdown mode <sup>(7)</sup>		2.5	3		
		I <sub>L</sub> = 0 mA		50			
$V_{DO}$	Dropout voltage	I <sub>L</sub> = 0 mA			100	mV	
		I <sub>L</sub> = 10 mA			500		
V	ENABLE pip voltage (7)	Voltage reference in active mode (EN = 1)	1.6				
V <sub>EN</sub> ENABLE pin voltage <sup>(7)</sup>		Voltage reference in shutdown mode (EN = 0)			0.5	V	
I <sub>EN</sub>	ENABLE pin leakage current <sup>(7)</sup>	V <sub>EN</sub> = V <sub>IN</sub> = 12V		1	2	μA	
I <sub>SC</sub>	Short circuit current	V <sub>OUT</sub> = 0 V at T <sub>A</sub> = 25°C		18	22	mA	

- (1) Temperature drift is specified according to the box method. See Low Temperature Drift section for more details.
- (2)  $V_{DO}$  for line regulation test is 50 mV.
- (3) V<sub>DO</sub> for load regulation test is 500 mV.
- (4) The peak-to-peak noise measurement is explained in more detail in section Noise Performance.
- (5) Long-term stability measurement procedure is explained in more detail in section Long-Term Stability.
- (6) Thermal hysteresis measurement procedure is explained in more detail in section Thermal Hysteresis.
- (7) Not applicable for REF34S device (DBV 5 pin package)




## **8 Typical Characteristics**

at  $T_A$  = 25°C,  $V_{IN}$  =  $V_{EN}$  = 12 V,  $I_L$  = 0 mA,  $C_L$  = 10  $\mu$ F,  $C_{IN}$  = 0.1  $\mu$ F (unless otherwise noted)





at  $T_A$  = 25°C,  $V_{IN}$  =  $V_{EN}$  = 12 V,  $I_L$  = 0 mA,  $C_L$  = 10  $\mu$ F,  $C_{IN}$  = 0.1  $\mu$ F (unless otherwise noted)




Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



at  $T_A$  = 25°C,  $V_{IN}$  =  $V_{EN}$  = 12 V,  $I_L$  = 0 mA,  $C_L$  = 10  $\mu$ F,  $C_{IN}$  = 0.1  $\mu$ F (unless otherwise noted)





at  $T_A$  = 25°C,  $V_{IN}$  =  $V_{EN}$  = 12 V,  $I_L$  = 0 mA,  $C_L$  = 10  $\mu$ F,  $C_{IN}$  = 0.1  $\mu$ F (unless otherwise noted)




Figure 8-23. Turnon Time (Enable)

Figure 8-24. 0.1-Hz to 10-Hz Noise (V<sub>REF</sub>)



at  $T_A$  = 25°C,  $V_{IN}$  =  $V_{EN}$  = 12 V,  $I_L$  = 0 mA,  $C_L$  = 10  $\mu$ F,  $C_{IN}$  = 0.1  $\mu$ F (unless otherwise noted)




Figure 8-25. Long Term Stability - 1000 hours ( $V_{REF}$ ) - DBV Package




Figure 8-26. Long Term Stability - 1000 hours (V<sub>REF</sub>) - DGK Package

#### 9 Parameter Measurement Information

#### 9.1 Solder Heat Shift

The materials used in the manufacture of the REF34-Q1 have differing coefficients of thermal expansion, resulting in stress on the device die when the part is heated. Mechanical and thermal stress on the device die can cause the output voltages to shift, degrading the initial accuracy specifications of the product. Reflow soldering is a common cause of this error.

In order to illustrate this effect, a total of 32 devices were soldered on four printed circuit boards [16 devices on each printed circuit board (PCB)] using lead-free solder paste and the paste manufacturer suggested reflow profile. The reflow profile is as shown in Figure 9-1. The printed circuit board is comprised of FR4 material. The board thickness is 1.65 mm and the area is 114 mm × 152 mm. All measurements were taken after baking at 150°C.





Figure 9-1. Reflow Profile

The reference output voltage is measured before and after the reflow process; the typical shift is displayed in Figure 9-2. Although all tested units exhibit very low shifts (< 0.01%), higher shifts are also possible depending on the size, thickness, and material of the printed circuit board. An important note is that the histograms display the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, as is common on PCBs with surface-mount components on both sides, causes additional shifts in the output bias voltage. If the PCB is exposed to multiple reflows, the device must be soldered in the second pass to minimize its exposure to thermal stress.







Figure 9-2. Solder Heat Shift Distribution, V<sub>REF</sub> (%) Figure 9-3. Solder Heat Shift Distribution, V<sub>REF</sub> (%) - DBV Package

- DGK Package

Submit Document Feedback

#### 9.2 Long-Term Stability

One of the key parameters of the REF34-Q1 references is long-term stability. Typical characteristic expressed as: curves shows the typical drift value for the REF34-Q1 is 25 ppm from 0 to 1000 hours. This parameter is characterized by measuring 32 units at regular intervals for a period of 1000 hours. It is important to understand that long-term stability is not ensured by design and that the output from the device may shift beyond the typical 25 ppm specification at any time. For systems that require highly stable output voltages over long periods of time, the designer should consider burning in the devices prior to use to minimize the amount of output drift exhibited by the reference over time






Figure 9-4. Long Term Stability - 1000 hours (V<sub>REF</sub>)
- DBV Package

Figure 9-5. Long Term Stability - 1000 hours (V<sub>REF</sub>)
- DGK Package

#### 9.3 Thermal Hysteresis


Thermal hysteresis is measured with the REF34-Q1 soldered to a PCB, similar to a real-world application. Thermal hysteresis for the device is defined as the change in output voltage after operating the device at 25°C, cycling the device through the specified temperature range, and returning to 25°C. Hysteresis can be expressed by Equation 1:


$$V_{HYST} = \left(\frac{|V_{PRE} - V_{POST}|}{V_{NOM}}\right) \times 10^{6} (ppm)$$
(1)

#### where

- V<sub>HYST</sub> = thermal hysteresis (in units of ppm)
- V<sub>NOM</sub> = the specified output voltage
- V<sub>PRE</sub> = output voltage measured at 25°C pre-temperature cycling
- V<sub>POST</sub> = output voltage measured after the device has cycled from 25°C through the specified temperature range of –40°C to +125°C and returns to 25°C.


Typical thermal hysteresis distribution is as shown in Figure 9-6.





**DBV Package (Cycle 1)** 

Figure 9-6. Thermal Hysteresis Distribution (V<sub>REF</sub>) - Figure 9-7. Thermal Hysteresis Distribution (V<sub>REF</sub>) -**DBV Package (Cycle 2)** 






Figure 9-8. Thermal Hysteresis Distribution (V<sub>REF</sub>) -**DGK Package (Cycle 1)** 

Figure 9-9. Thermal Hysteresis Distribution (V<sub>REF</sub>) -**DGK Package (Cycle 2)** 

#### 9.4 Power Dissipation

The REF34-Q1 voltage references are capable of source and sink up to 10 mA of load current across the rated input voltage range. However, when used in applications subject to high ambient temperatures, the input voltage and load current must be carefully monitored to ensure that the device does not exceeded its maximum power dissipation rating. The maximum power dissipation of the device can be calculated with Equation 2:

$$T_{J} = T_{A} + P_{D} \times R_{\theta JA} \tag{2}$$

#### where

- P<sub>D</sub> is the device power dissipation
- T<sub>J</sub> is the device junction temperature
- T<sub>A</sub> is the ambient temperature
- R<sub>0,JA</sub> is the package (junction-to-air) thermal resistance

Because of this relationship, acceptable load current in high temperature conditions may be less than the maximum current-sourcing capability of the device. In no case should the device be operated outside of its maximum power rating because doing so can result in premature failure or permanent damage to the device.



#### 9.5 Noise Performance

Typical 0.1-Hz to 10-Hz voltage noise can be seen in Figure 9-10. Device noise increases with output voltage and operating temperature. Additional filtering can be used to improve output noise levels, although care must be taken to ensure the output impedance does not degrade ac performance. Peak-to-peak noise measurement setup is shown in Figure 9-10.




Figure 9-10. 0.1-Hz to 10-Hz Noise (V<sub>REF</sub>)




## 10 Detailed Description

## 10.1 Overview

The REF34-Q1 devices are a family of low-noise, precision bandgap voltage references that are specifically designed for excellent initial voltage accuracy and drift. The Section 10.2 is a simplified block diagram of the REF34-Q1 showing basic band-gap topology.

## 10.2 Functional Block Diagram



#### 10.3 Feature Description

## 10.3.1 Supply Voltage

The REF34-Q1 family of references features an extremely low dropout voltage. For loaded conditions, a typical dropout voltage versus load is shown on the front page. The REF34-Q1 family features a low quiescent current that is extremely stable over changes in both temperature and supply. The typical room temperature quiescent current is 72  $\mu$ A, and the maximum quiescent current over temperature is just 95  $\mu$ A. Supply voltages below the specified levels can cause the REF34-Q1 to momentarily draw currents greater than the typical quiescent current. Use a power supply with a fast rising edge and low output impedance to easily prevent this issue.

#### 10.3.2 Low Temperature Drift

The REF34-Q1 devices are designed for minimal drift error, which is defined as the change in output voltage over temperature. The drift is calculated using the box method, as described by Equation 3:

Drift = 
$$\left(\frac{V_{REF(MAX)} - V_{REF(MIN)}}{V_{REF} \times Temperature Range}\right) \times 10^{6}$$
(3)

#### 10.3.3 Load Current

The REF34-Q1 family is specified to deliver a current load of  $\pm 10$  mA per output. The V<sub>REF</sub> output of the device are protected from short circuits by limiting the output short-circuit current to 18 mA. The device temperature increases according to Equation 4:

$$T_{J} = T_{A} + P_{D} \times R_{\theta JA} \tag{4}$$

#### where

- T<sub>J</sub> = junction temperature (°C),
- T<sub>A</sub> = ambient temperature (°C),
- P<sub>D</sub> = power dissipated (W), and
- R<sub>θ,JA</sub> = junction-to-ambient thermal resistance (°C/W)

The REF34-Q1 maximum junction temperature must not exceed the absolute maximum rating of 150°C.

#### **10.4 Device Functional Modes**

#### 10.4.1 EN Pin

When the EN pin of the REF34-Q1 is pulled high, the device is in active mode. The device must be in active mode for normal operation. The REF34-Q1 can be placed in a low-power mode by pulling the ENABLE pin low. When in shutdown mode, the output of the device becomes high impedance and the quiescent current of the device reduces to 2  $\mu$ A in shutdown mode. The EN pin must not be pulled higher than VIN supply voltage. See Thermal Information for logic high and logic low voltage levels.

# 11 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 11.1 Application Information

As the REF34-Q1 devices have many applications and setups, there are many situations that this data sheet can not characterize in detail. Basic applications includes positive/negative voltage reference and data acquisition systems.


Table 11-1. Typical Applications and Companion ADC/DAC

APPLICATIONS	ADC/DAC/CONTROLLER
ADAS	ADS7828-Q1
HEV/EV	ADS7951-Q1, ADS1120-Q1, ADS1258, BQ76PL455A-Q1

## 11.2 Typical Applications

#### 11.2.1 Basic Voltage Reference Connection

The circuit shown in Figure 11-1 shows the basic configuration for the REF34-Q1 references. Connect bypass capacitors according to the guidelines in *Section 11.2.1.2.1*.



Copyright © 2017, Texas Instruments Incorporated

Figure 11-1. Basic Reference Connection

#### 11.2.1.1 Design Requirements

A detailed design procedure is based on a design example. For this design example, use the parameters listed in Table 11-2 as the input parameters.

**Table 11-2. Design Example Parameters** 

DESIGN PARAMETER	VALUE				
Input voltage V <sub>IN</sub>	12 V				
Output voltage V <sub>OUT</sub>	5 V				
REF3450-Q1 input capacitor	1 μF				
REF3450-Q1 output capacitor	10 μF				

### 11.2.1.2 Detailed Design Procedure

#### 11.2.1.2.1 Input and Output Capacitors

A 1-μF to 10-μF electrolytic or ceramic capacitor can be connected to the input to improve transient response in applications where the supply voltage may fluctuate. Connect an additional 0.1-μF ceramic capacitor in parallel to reduce high frequency supply noise.

A ceramic capacitor of at least a  $0.1~\mu F$  must be connected to the output to improve stability and help filter out high frequency noise. An additional  $1-\mu F$  to  $10-\mu F$  electrolytic or ceramic capacitor can be added in parallel to improve transient performance in response to sudden changes in load current; however, keep in mind that doing so increases the turnon time of the device.

Best performance and stability is attained with low-ESR, low-inductance ceramic chip-type output capacitors (X5R, X7R, or similar). If using an electrolytic capacitor on the output, place a 0.1-µF ceramic capacitor in parallel to reduce overall ESR on the output.

#### 11.2.1.2.2 4-Wire Kelvin Connections

Current flowing through a PCB trace produces an IR voltage drop, and with longer traces, this drop can reach several millivolts or more, introducing a considerable error into the output voltage of the reference. A 1-inch long, 5-millimeter wide trace of 1-ounce copper has a resistance of approximately  $100~\text{m}\Omega$  at room temperature; at a load current of 10~mA, this can introduce a full millivolt of error. In an ideal board layout, the reference must be mounted as close as possible to the load to minimize the length of the output traces, and, therefore, the error introduced by voltage drop. However, in applications where this is not possible or convenient, force and sense connections (sometimes referred to as Kelvin sensing connections) are provided as a means of minimizing the IR drop and improving accuracy.

Kelvin connections work by providing a set of high impedance voltage-sensing lines to the output and ground nodes. Because very little current flows through these connections, the IR drop across their traces is negligible, and the output and ground.

It is always advantageous to use Kelvin connections whenever possible. However, in applications where the IR drop is negligible or an extra set of traces cannot be routed to the load, the force and sense pins for both  $V_{OUT}$  and GND can simply be tied together, and the device can be used in the same fashion as a normal 3-terminal reference (as shown in Figure 9-6).

#### 11.2.1.2.3 V<sub>IN</sub> Slew Rate Considerations

In applications with slow-rising input voltage signals, the reference exhibits overshoot or other transient anomalies that appear on the output. These phenomena also appear during shutdown as the internal circuitry loses power.

To avoid such conditions, ensure that the input voltage wave-form has both a rising and falling slew rate close to 6 V/ms.




#### 11.2.1.2.4 Shutdown/Enable Feature

The REF34-Q1 references can be switched to a low power shut-down mode when a voltage of 0.5 V or lower is input to the ENABLE pin. Likewise, the reference becomes operational for ENABLE voltages of 1.6 V or higher. During shutdown, the supply current drops to less than  $2 \mu A$ , useful in applications that are sensitive to power consumption.

If using the shutdown feature, ensure that the ENABLE pin voltage does not fall between 0.5 V and 1.6 V because this causes a large increase in the supply current of the device and may keep the reference from starting up correctly. If not using the shutdown feature, however, the ENABLE pin can simply be tied to the IN pin, and the reference remains operational continuously.

## 11.2.1.3 Application Curves






Figure 11-3. Quiescent Current Shutdown Mode

# 11.2.2 Advanced Driver Assistance Systems (ADAS) Microcontroller Connection

#### 11.2.2.1 Basic Voltage Reference Connection

The circuit shown in Figure 11-4 shows the basic configuration for the REF34-Q1 references.




Figure 11-4. ADAS Microcontroller Application

#### 11.2.2.2 Design Requirements

In ADAS applications it is common to use an ADC with a MCU to monitor the voltage rails to the MCU/DSP/FPGAs. In figure Figure 11-4 the automotive TI Jacinto™ TDA2 MCU is using a ADS7828-Q1 to monitor several analog input signals and in ADAS these signals will be the system power rails. It is important to monitor these power rails because tighter rail requirements allow for further system monitoring and optimization. The REF3425-Q1 is used in this application to provide the precise voltage reference signal. In these systems it is not typical to have calibration and such the most precise low power voltage reference is necessary to be able to measure down to 1% accuracy on key power rails.

For this design example, use the parameters listed in Table 11-3 as the input parameters and desired output parameters.

Table 11 of Typical Colo Politage 1 tall monitoring						
SPECIFICATION	REQUIREMENT					
Input Voltage V <sub>IN</sub>	3V					
Output Voltage	2.5V					
Voltage Power Rail	1V					
Max Error on Voltage Power Rail	1%					
Temperature Range	-40°C to 125°C					

Table 11-3. Typical Core Voltage Rail Monitoring

#### 11.2.2.3 Detailed Design Procedure

It is important to keep track of the error margin in this system to make sure that the total error of the voltage reference and ADC are less than the maximum 1% error allowed. To calculate the total RSS error of a voltage reference use Equation 5.

$$\mathsf{Error}_{\mathsf{VREF}}\big|_{\mathsf{Total}} = \sqrt{\big(\mathsf{Accuracy}\big)^2 + \big(\mathsf{TempCo}\big)^2 + \big(\mathsf{TempHyst}\big)^2 + \big(\mathsf{LongTerm\ Drift}\big)^2 + \big(\mathsf{1/f\ Noise}\big)^2} \tag{5}$$



With the RSS error of the voltage reference, the ADC error needs also needs to be calculated using the RSS method as seen in Equation 6. Equation 7 can then be used to sum both errors. It is important to make sure that only the applicable voltage reference error in relation to the measured signal is used.

Total Unadjusted Error = 
$$\text{Error}_{ADC}|_{\text{Total}}$$
  
=  $\sqrt{\left(\text{Gain Error}\right)^2 + \left(\text{Offset Error}\right)^2 + \left(\text{INL Error}\right)^2 + \left(\text{DNL Error}\right)^2}$  (6)

$$\mathsf{Error}_{\mathsf{VREF}+\mathsf{ADC}}\big|_{\mathsf{Total}} = \sqrt{\left(\mathsf{Error}_{\mathsf{VREF}@\mathsf{AIN}}\big|_{\mathsf{Total}}\right)^2 + \left(\mathsf{Error}_{\mathsf{ADC}}\big|_{\mathsf{Total}}\right)^2} \tag{7}$$

#### 11.2.2.4 Enable Feature in ADAS

In ADAS applications it is important to have a low quiescent current when the automotive application does not require the ADAS system to be in use. This creates a need for a low standby power so the battery life is preserved but there is also need for the system to still be readily available to start-up with minimal delays. In such situations the MCU and other systems will go into a standby mode to ensure that the power consumption is lowered to the absolute minimum. The REF3425-Q1 offers an enable pin that can be controlled by the MCU to activate shutdown mode with causes the REF3425-Q1 to go into stand by and consume 3  $\mu$ A (maximum) and allow for a longer battery life.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

## 12 Power Supply Recommendations

The REF34-Q1 family of references feature an extremely low-dropout voltage. These references can be operated with a supply of only 50 mV above the output voltage. TI recommends a supply bypass capacitor ranging between 0.1  $\mu$ F to 10  $\mu$ F.

## 13 Layout

## 13.1 Layout Guidelines

Figure 13-1 illustrates an example of a PCB layout for a data acquisition system using the REF34-Q1. Some key considerations are:

- Connect low-ESR, 0.1-μF ceramic bypass capacitors at V<sub>IN</sub>, V<sub>REF</sub> of the REF34-Q1.
- Decouple other active devices in the system per the device specifications.
- Using a solid ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup.
- Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when absolutely necessary.

### 13.2 Layout Example




Figure 13-1. Layout Example (REF34xx-Q1 DBV Package)




Figure 13-2. Layout Example (REF34xxS-Q1 DBV Package)






Figure 13-3. Layout Example (REF34xx-Q1 DGK Package)

# 14 Device and Documentation Support

## 14.1 Documentation Support

#### 14.1.1 Related Documentation

For related documentation see the following:

- INA21x Voltage Output, Low- or High-Side Measurement, Bidirectional, Zero-Drift Series, Current-Shunt Monitors
- Low-Drift Bidirectional Single-Supply Low-Side Current Sensing Reference Design

#### 14.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 14.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 14.4 Trademarks

Jacinto<sup>™</sup> is a trademark of Texas Instruments.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 14.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 14.6 Glossary

**TI Glossary** 

This glossary lists and explains terms, acronyms, and definitions.

### 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 2-Apr-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
REF3425QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1OLC	Samples
REF3425QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2E93	Samples
REF3425SQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2D6C	Samples
REF3430QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1OMC	Samples
REF3430QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2FW3	Samples
REF3430SQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2D7C	Samples
REF3433QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1ONC	Samples
REF3433QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2FV3	Samples
REF3433SQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2D8C	Samples
REF3440QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	100C	Samples
REF3440QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2FQ3	Samples
REF3440SQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2D9C	Samples
REF3450QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1OPC	Samples
REF3450QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2FX3	Samples
REF3450SQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2DAC	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE**: TI has discontinued the production of the device.



# PACKAGE OPTION ADDENDUM

www.ti.com 2-Apr-2021

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 9-Aug-2022


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF3425QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3425QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF3425SQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3430QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3430QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF3430SQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3433QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3433QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF3433SQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3440QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3440QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF3440SQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3450QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
REF3450QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
REF3450SQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3




www.ti.com 9-Aug-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF3425QDBVRQ1	SOT-23	DBV	6	3000	213.0	191.0	35.0
REF3425QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
REF3425SQDBVRQ1	SOT-23	DBV	5	3000	213.0	191.0	35.0
REF3430QDBVRQ1	SOT-23	DBV	6	3000	213.0	191.0	35.0
REF3430QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
REF3430SQDBVRQ1	SOT-23	DBV	5	3000	213.0	191.0	35.0
REF3433QDBVRQ1	SOT-23	DBV	6	3000	213.0	191.0	35.0
REF3433QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
REF3433SQDBVRQ1	SOT-23	DBV	5	3000	213.0	191.0	35.0
REF3440QDBVRQ1	SOT-23	DBV	6	3000	213.0	191.0	35.0
REF3440QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
REF3440SQDBVRQ1	SOT-23	DBV	5	3000	213.0	191.0	35.0
REF3450QDBVRQ1	SOT-23	DBV	6	3000	213.0	191.0	35.0
REF3450QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
REF3450SQDBVRQ1	SOT-23	DBV	5	3000	213.0	191.0	35.0






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated