<span id="page-0-0"></span>

# High Precision Tri-Axis Inertial Sensor ADIS16350/ADIS16355

#### **FEATURES**

**Tri-axis gyroscope with digital range scaling ±75°/s, ±150°/s, ±300°/s settings 14-bit resolution Tri-axis accelerometer ±10 g measurement range 14-bit resolution 350 Hz bandwidth Factory calibrated sensitivity, bias, and alignment ADIS16350: +25°C ADIS16355: −40°C to +85°C Digitally controlled bias calibration Digitally controlled sample rate Digitally controlled filtering Programmable condition monitoring Auxiliary digital input/output Digitally activated self-test Programmable power management Embedded temperature sensor SPI-compatible serial interface Auxiliary 12-bit ADC input and DAC output Single-supply operation: 4.75 V to 5.25 V 2000 g shock survivability** 

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **APPLICATIONS**

**Guidance and control Platform control and stabilization Motion control and analysis Inertial measurement units General navigation Image stabilization Robotics** 

#### **GENERAL DESCRIPTION**

The ADIS16350/ADIS16355 iSensor™ is a complete triple axis gyroscope and triple axis accelerometer inertial sensing system. This sensor combines the Analog Devices, Inc., *iMEMS*<sup>®</sup> and mixed signal processing technology to produce a highly integrated solution that provides calibrated, digital inertial sensing. An SPI interface and simple output register structure allow for easy access to data and configuration controls.

The SPI port provides access to the following embedded sensors: X-, Y-, and Z-axis angular rates; X-, Y-, and Z-axis linear acceleration; internal temperature; power supply; and auxiliary analog input. The inertial sensors are precision-aligned across axes, and are calibrated for offset and sensitivity. An embedded

#### **Rev. B**

.

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

controller dynamically compensates for all major influences on the MEMS sensors, thus maintaining highly accurate sensor outputs without further testing, circuitry, or user intervention.

The following programmable features simplify system integration: in-system autobias calibration, digital filtering and sample rate, self-test, power management, condition monitoring, and auxiliary digital input/output.

This compact module is approximately 23 mm  $\times$  23 mm  $\times$ 23 mm and provides a convenient flex-based connector system.

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2007–2009 Analog Devices, Inc. All rights reserved.** 

# <span id="page-1-0"></span>**TABLE OF CONTENTS**



### **REVISION HISTORY**



#### 2/08-Rev. 0 to Rev. A







8/07-Revision 0: Initial Version

### <span id="page-2-0"></span>**SPECIFICATIONS**

T<sub>A</sub> = −40°C to +85°C, V<sub>cc</sub> = 5.0 V, angular rate = 0°/s, dynamic range = 300°/s, ±1 g, unless otherwise noted.

#### **Table 1.**





<span id="page-4-0"></span>

1 The digital I/O signals are driven by an internal 3.3 V supply, and the inputs are 5 V tolerant.

<sup>2</sup> Guaranteed by design.

<sup>3</sup> Endurance is qualified as per JEDEC Standard 22, Method A117 and measured at −40℃, +25℃, +85℃, and +125℃.<br><sup>3</sup> Retention lifetime equivalent at junction temperature (T.) 85℃ as per JEDEC Standard 22, Method A117. Reten

#### <span id="page-5-0"></span>**TIMING SPECIFICATIONS**

 $T_A = 25^{\circ}$ C, V<sub>cC</sub> = 5.0 V, angular rate = 0°/s, unless otherwise noted.

#### **Table 2.**

<span id="page-5-1"></span>

<sup>1</sup> Guaranteed by design, not production tested.

<sup>2</sup> The MSB presents an exception to this parameter. The MSB clocks out on the falling edge of CS. The rest of the DOUT bits are clocked after the falling edge of SCLK and are governed by this specification.

<sup>3</sup> This parameter may need to be expanded to allow for proper capture of the LSB. After CS goes high, the DOUT line goes into a high impedance state.



### <span id="page-5-2"></span>**TIMING DIAGRAMS**

<span id="page-5-3"></span>

### <span id="page-6-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 3.**



<sup>1</sup> Extended exposure to temperatures outside the specified temperature range of −40°C to +85°C can adversely affect the accuracy of the factory calibration. For best accuracy, store the parts within the specified operating range of −40°C to +85°C.

<sup>2</sup> Although the device is capable of withstanding short-term exposure to 150°C, long-term exposure threatens internal mechanical integrity.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Table 4. Package Characteristics**



#### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### <span id="page-7-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES<br>1. ACCELERATION (a<sub>X</sub>, a<sub>Y</sub>, a<sub>Z</sub>) AND ROTATIONAL (g<sub>X</sub>, g<sub>Y</sub>, g<sub>Z</sub>) ARROWS<br>່INDICATE THE DIRECTION OF MOTION THAT PRODUCES  **A POSITIVE OUTPUT.**

06874-004

Figure 5. Pin Configuration, Connector Top View

#### <span id="page-7-2"></span><span id="page-7-1"></span>**Table 5. Pin Function Descriptions**



 $1 S =$  supply, O = output, I = input.

### <span id="page-8-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. ADIS16350 Gyroscope Sensitivity vs. Temperature

<span id="page-8-2"></span><span id="page-8-1"></span>

<span id="page-8-3"></span>

<span id="page-8-4"></span>Figure 8. ADIS16350 Accelerometer Sensitivity vs. Temperature



Figure 9. ADIS16355 Gyroscope Sensitivity vs. Temperature



Figure 10. ADIS16355 Gyroscope Bias vs. Temperature



Figure 11. ADIS16355 Accelerometer Sensitivity vs. Temperature



<span id="page-9-0"></span>

Figure 13. Gyroscope Root Allan Variance



Figure 14. Accelerometer Root Allan Variance



Figure 15. ADIS16355 Accelerometer Bias vs. Temperature







**35**

**30 25**

**20**

**PERCENTAGE OF POPULATION (%)**

PERCENTAGE OF POPULATION (%)

**15 10 5**

لــــا 0<br>0.5—

**PERCENTAGE OF POPULATION (%)**

PERCENTAGE OF POPULATION (%)

**0.5 0.4 0.3 0.2 0.1 0 –0.1 –0.2 –0.3 –0.4 –0.5**

**BIAS (°/s)**

Figure 20. Long-Term Bias Stability, +25°C Figure 23. Accelerometer Self-Test Distribution, +25°C

### <span id="page-11-0"></span>THEORY OF OPERATION **OVERVIEW**

The ADIS16350/ADIS16355 integrate three orthogonal axes of gyroscope sensors with three orthogonal axes of accelerometer sensors, creating the basic six degrees of freedom (6DOF) in a single package. The accelerometers are oriented along the axis of rotation for each gyroscope. These six sensing elements are held together by a mechanical structure that provides tight force and motion coupling. Each sensor output signal is sampled using an ADC, and then the digital data is fed into a proprietary digital processing circuit. The digital processing circuit applies the correction tables to each sensor output, manages the input/ output function using a simple register structure and serial interface, and provides many other features that simplify systemlevel designs.

#### **GYROSCOPE SENSOR**

The core MEMs angular rate sensor (gyroscope) operates on the principle of a resonator gyroscope. Two polysilicon sensing structures each contain a dither frame, which is electrostatically driven to resonance. This provides the velocity element required to produce a Coriolis force during rotation. At two of the outer extremes of each frame, orthogonal to the dither motion, are movable fingers that are placed between fixed fingers to form a capacitive pickoff structure that senses Coriolis motion. The resulting signal is fed to a series of gain and demodulation stages that produce the electrical rate signal output.

#### **ACCELEROMETER SENSOR**

The core acceleration sensor is a surface micromachined polysilicon structure built on top of the silicon wafer. Polysilicon springs suspend the structure over the surface of the wafer and provide a resistance against acceleration forces. Deflection of the structure is measured using a differential capacitor that consists of independent fixed plates and central plates attached to the moving mass. Acceleration deflects the beam and unbalances the differential capacitor, resulting in a differential output that is fed to a series of gain and demodulation stages that produce the electrical rate signal output.

#### **FACTORY CALIBRATION**

<span id="page-11-1"></span>The ADIS16350 provides a factory calibration that simplifies the process of integrating it into system-level designs. This calibration provides correction for initial sensor bias and sensitivity, power supply variation, axial alignment, and linear acceleration (gyroscopes). An extensive, three-dimensional characterization provides the basis for generating correction tables for each individual sensor. The ADIS16355 provides the same calibration, over temperature.

#### **CONTROL REGISTER STRUCTURE**

The ADIS16350/ADIS16355 provide configuration control to many critical operating parameters by using a dual-memory register structure. The volatile SRAM register locations control operation of the part while the nonvolatile flash memory locations preserve the configuration settings. Updating register contents affects only its SRAM location. Preserving the updates in its corresponding flash memory location requires initiation of the flash update command. This helps reduce the number of write cycles to the flash memory and consequently increases the endurance of the flash memory. During startup and reset-recovery sequences, the flash memory contents are automatically loaded into the SRAM register locations.

#### **AUXILIARY ADC FUNCTION**

The auxiliary ADC is a standard 12-bit ADC that digitizes other system-level analog signals. The output of the ADC can be monitored through the AUX\_ADC register, as defined in [Table 6](#page-13-1). The ADC is a 12-bit successive approximation converter. The output data is presented in straight binary format with the fullscale range extending from 0 V to 2.5 V.

[Figure 24](#page-11-1) shows the equivalent circuit of the analog input structure of the ADC. The input capacitor (C1) is typically 4 pF and can be attributed to parasitic package capacitance. The two diodes provide ESD protection for the analog input. Care must be taken to ensure that the analog input signals are never outside the range of −0.3 V to +3.5 V. Signals outside this range causes the diodes to become forward-biased and to start conducting. The diodes can handle 10 mA without causing irreversible damage. The resistor is a lumped component that represents the on resistance of the switches. The value of this resistance is typically 100 Ω. Capacitor C2 represents the ADC sampling capacitor and is typically 16 pF.



For ac applications, it is recommended that high frequency components from the analog input signal be removed by using a low-pass filter on the analog input pin.

In applications where harmonic distortion and signal-to-noise ratios are critical, the analog input must be driven from a low impedance source. Large source impedances significantly affect the ac performance of the ADC. This can necessitate the use of an input buffer amplifier. When no input amplifier is used to drive the analog input, the source impedance should be limited to values lower than 1 kΩ.

### <span id="page-12-0"></span>BASIC OPERATION

The ADIS16350/ADIS16355 are designed for simple integration into system designs, requiring only a 5 V power supply and a 4-wire, industry-standard serial peripheral interface (SPI). All outputs and user-programmable functions are handled by a simple register structure. Each register is 16 bits in length and has its own unique bit map. The 16 bits in each register consist of an upper byte (D8 to D15) and a lower byte (D0 to D7), each with its own 6-bit address.

#### **SERIAL PERIPHERAL INTERFACE (SPI)**

The serial peripheral interface (SPI) port includes four signals: chip select  $(\overline{\text{CS}})$ , serial clock (SCLK), data input (DIN), and data output (DOUT). The CS line enables the SPI port and frames each SPI event. When this signal is high, the DOUT line is in a high impedance state and the signals on DIN and SCLK have no impact on operation. A complete data frame contains 16 clock cycles. Because the SPI port operates in full-duplex mode, it supports simultaneous, 16-bit receive (DIN) and transmit (DOUT) functions during the same data frame. This enables the user to configure the next read cycle, while, at the same time, receiving the data associated with the previous configuration.

<span id="page-12-1"></span>Refer to [Table 2](#page-5-1), [Figure 2](#page-5-2), and [Figure 3](#page-5-3) for detailed information regarding timing and operation of the SPI port.

#### **Writing to Registers**

[Figure 25](#page-12-1) displays a typical data frame for writing a command to a control register. In this case, the first bit of the DIN sequence is a 1, followed by a 0, the 6-bit address of the target register, and the 8-bit data command. Because each write command covers a single byte of data, two data frames are required when writing the entire 16-bit space of a register. Note that 16 SCLK cycles are required for a successful write operation.

#### **Reading from Registers**

Reading the contents of a register requires a modification to the sequence illustrated in [Figure 25.](#page-12-1) In this case, the first two bits in the DIN sequence are 0, followed by the address of the register. Each register has two addresses (an upper address and a lower address), but either one can be used to access the entire 16 bits of data. The final eight bits of the DIN sequence are irrelevant and can be counted as don't cares during a read command. During the next data frame, the DOUT sequence contains the 16-bit data of the register, as shown in [Figure 26.](#page-12-2) Although a single read command requires two separate data frames, the full-duplex mode minimizes this overhead, requiring only one extra data frame when continuously sampling.

<span id="page-12-2"></span>

#### <span id="page-13-0"></span>**DATA OUTPUT REGISTER ACCESS**

[Table 6](#page-13-1) provides the data configuration for each output data register in the ADIS16350/ADIS16355. Starting with the MSB of the upper byte, each output data register has the following bit sequence: new data (ND) flag, error/alarm (EA) flag, followed by 14 data bits. The data bits are LSB-justified and, in the case of the 12-bit data formats, the remaining two bits (Bit 12 and Bit

13) are not used. The ND flag indicates that unread data resides in the output data registers. This flag clears and returns to 0 during an output register read sequence. It returns to 1 after the next internal sample update cycle completes. The EA flag indicates an error condition. The STATUS register contains all of the error flags and provides the ability to investigate root cause.

**Scale Factor** 

**Data D** 

Т

#### <span id="page-13-1"></span>**Table 6. Output Data Register Information**



<span id="page-13-2"></span>1 5 V = 2730 LSBs (nominal)

2 Assumes that the scaling is set to 300°/s.

<sup>3</sup> Typical condition,  $25^{\circ}C = 0$  LSB.

#### **Table 7. Output Coding Example, XGYRO\_OUT, YGYRO\_OUT, and ZGYRO\_OUT[1](#page-13-3), [2](#page-13-3)**

<span id="page-13-3"></span>

<sup>1</sup> The two most significant bits are not included.

2 Zero offset null performance is assumed.

#### **Table 8. Output Coding Example, XACCL\_OUT, YACCL\_OUT, and ZACCL\_OUT[1](#page-13-3), [2](#page-13-3)**



<sup>1</sup> The two most significant bits are not included.

2 Zero offset null performance is assumed.

### <span id="page-14-0"></span>PROGRAMMING AND CONTROL

#### **CONTROL REGISTER OVERVIEW**

There are many programmable features that are controlled by writing commands to the appropriate control registers using the SPI. The following sections describe these controls and specify each function, along with the corresponding register configuration. The features available for configuration in this register space are:

- Calibration
- Global commands
- Operational control
	- Sample rate
	- Power management
	- Digital filtering
	- Dynamic range
	- DAC output
	- Digital input/output
- Operational status and diagnostics
	- Self-test
	- Status conditions
	- Alarms

#### **Table 9. Control Register Mapping**

#### **CONTROL REGISTER STRUCTURE**

The ADIS16350/ADIS16355 use a temporary, RAM-based memory structure to facilitate the control registers listed in [Table 9](#page-14-1). The operational configuration is stored in a flash memory structure that automatically loads into the control registers during the start-up sequence. Each nonvolatile register has a corresponding flash memory location for storing the latest configuration contents. The contents of each nonvolatile register must be stored to flash manually.

Note that the contents of these registers are nonvolatile after they are stored to flash. The flash update command, available in the COMMAND register, provides this function. The ENDURANCE register provides a counter that allows for reliability management against the flash memory write cycle specification.

<span id="page-14-2"></span><span id="page-14-1"></span>

1 The contents of the lower byte are nonvolatile; the contents of the upper byte are volatile.

#### <span id="page-15-0"></span>**CALIBRATION**

For applications that require point-of-use calibration, the bias correction registers provide bias level control for all six sensors. [Table 10](#page-15-1), [Table 11](#page-15-2), [Table 12](#page-15-3), and [Table 13](#page-15-4) provide the details required for using these registers to calibrate the output bias for each sensor.

#### **Table 10. Gyroscope Bias Correction Registers**

<span id="page-15-1"></span>

#### **Table 11. Gyroscope Bias Correction Register Bits**

<span id="page-15-2"></span>

#### **Table 12. Accelerometer Bias Correction Registers**

<span id="page-15-3"></span>

#### <span id="page-15-4"></span>**Table 13. Accelerometer Bias Correction Register Bits**



#### **Manual Bias Calibration**

Because each offset bias register has read/write access, the bias of each sensor is adjustable. For example, if an output offset of 0.18°/s is observed in the Z-axis gyroscope, the ZGYRO\_OFF register provides the calibration factor necessary to improve the accuracy. Using its sensitivity of 0.018315°/s, an adjustment of −10 LSBs is required. The twos complement, hexadecimal code of −10 LSBs is 0x1FF6.

To implement this calibration factor, use the following pseudocode:

Write 0xF6 to Address 0x1E, then write 0x1F to Address 0x1F

This step reduces the 0.18°/s error term to 0.00315°/s.

#### **Automatic Bias Null Calibration**

A single-command, automatic bias calibration measures all three gyroscope output registers, then loads the three bias correction registers with values that return their outputs to zero (null). A single register write command starts this process (see [Table 15](#page-16-6)).

Write 0x01 to Address 0x3E

#### **Precision Automatic Bias Null Calibration**

Another option for gyroscope calibration, which typically provides better accuracy, is with the single-command, precision autonull. This incorporates the optimal averaging time for generating bias correction factors for all three gyroscope sensors. This command requires approximately 30 seconds to complete. For optimal calibration accuracy, the device should be stable (no motion) for this entire period. Once it has started, a reset command is needed to stop it prematurely, if required. The following sequence starts this calibration option (see [Table 15](#page-16-6)):

Write 0x10 to Address 0x3E

#### **Restoring Factory Calibration**

The factory calibration can be restored by returning the contents of each bias correction register to their default value of zero. This command also flushes all of the data from the digital filter taps. To accomplish this function for all six sensor signal paths (see [Table 15](#page-16-6)),

Write 0x02 to Address 0x3E

#### **Linear Acceleration Bias Compensation (Gyroscopes)**

The following command enables compensation for acceleration influences on gyroscope bias behavior:

Set Bit 7 of Address 0x34 to 1 (see [Table 28](#page-18-3))

#### **Linear Acceleration Origin Alignment**

The following command provides origin alignment for the accelerometers to the point of percussion (see [Figure 5\)](#page-7-2), using the MSC\_CTRL register.

Set Bit 6 of Address 0x34 to 1 (see [Table 28](#page-18-3))

#### **GLOBAL COMMANDS**

Global commands provide single-write initiations for common operations such as calibration, flash update, auxiliary DAC latch, and software reset. Each global command has a unique control bit assigned to it in the COMMAND register and is initiated by writing 1 to its assigned bit.

The flash update command writes the contents of each nonvolatile register into flash memory for storage. This process takes approximately 100 ms and requires the power supply voltage to be within specification for the duration of the event. Note that this operation also automatically follows the autonull, precision autonull, and factory reset commands. After waiting the appropriate time for the flash update to complete, verify successful completion by reading the STATUS register (flash update  $error = 0$ , if successful).

The DAC latch command loads the contents of AUX\_DAC into the DAC latches, which control the actual output level. This overcomes the challenge of discontinuous outputs that would otherwise be associated with two separate write cycles for upper and lower bytes. Finally, the software reset command sends the ADIS16350/ADIS16355 digital processor into a restart sequence, effectively accomplishing the same tasks as the RST line.

#### <span id="page-16-0"></span>**Table 14. COMMAND Register Definition**

<span id="page-16-5"></span>

#### **Table 15. COMMAND Bit Descriptions**

<span id="page-16-6"></span>

#### **OPERATIONAL CONTROL**

#### **Internal Sample Rate**

The internal sample rate defines how often data output variables are updated, independent of the rate at which they are read out on the SPI port. The SMPL\_PRD register controls the internal sample rate and has two parts: a time base and a multiplier. The sample period can be calculated using the following equation:

$$
T_s = T_B \times (N_s + 1)
$$

where:

<span id="page-16-3"></span> $T<sub>s</sub>$  is the sample period.

 $T_B$  is the time base.

 $N<sub>s</sub>$  is the multiplier.

<span id="page-16-4"></span>The default value is the minimum register setting, 0x01, which corresponds to the maximum sample rate of 819.2 samples per second. The contents of this register are nonvolatile.

#### **Table 16. SMPL\_PRD Register Definition**

<span id="page-16-1"></span>

#### **Table 17. SMPL\_PRD Bit Descriptions**

<span id="page-16-2"></span>

An example calculation of the sample period for the device is

If SMPL  $PRD = 0x0007$ , Bits  $[7:0] = 00000111$ 

Bit  $7 = 0$ , so  $T_B = 0.61035$  ms

Bits  $[6:0] = 0000111 = 7 = N<sub>s</sub>$ 

 $T_s = T_B \times (N_s + 1) = 0.61035$  ms  $\times (7 + 1) = 4.8828$  ms

 $f_s = 1/T_s = 204.8$  SPS

The sample rate setting has a direct impact on the SPI data rate capability. For SMPL\_PRD settings  $\leq 0x09$  (fast mode), the SPI SCLK can run at a rate up to 2.0 MHz. For SMPL\_PRD settings > 0x09 (normal mode), the SPI SCLK can run at a rate up to 300 kHz. The sample rate setting also affects the power dissipation. The normal mode power (SMPL\_PRD  $> 0x09$ ) dissipation is approximately 67% less than the fast mode (SMPL\_PRD  $\leq$  0x09) power dissipation. The two different modes of operation offer a system-level trade-off between performance (sample rate, serial transfer rate) and power dissipation.

#### **Power Management**

In addition to offering two different performance modes for power optimization, the SLP\_CNT register provides a programmable shutdown period. Writing the appropriate sleep time to the lower byte of the SLP\_CNT register shuts the device down for the specified time. The following example illustrates this relationship:

Bits  $[7:0] = 00000110 = 6$  codes = 3 seconds

At the completion of the programmed duration, normal operation resumes. If measurements are required before sleep period completion or if it is necessary to end the indefinite shutdown, the device can be awakened by pulling the CS line down to a 0 state, then returning it to a 1 state. Otherwise, the  $\overline{\text{CS}}$  line must be kept in a 1 (high) state to maintain sleep mode.

When writing a sleep time to the SLP\_CNT register, the time between the 16<sup>th</sup> SCLK edge and the CS rising edge must be less than 10 μs in fast mode and less than 80 μs in normal mode.

#### **Table 18. SLP\_CNT Register Definition**



<sup>1</sup> Scale is the weight of each LSB in the lower byte of this register.

#### **Table 19. SLP\_CNT Bit Descriptions**



#### **Digital Filtering**

The signal conditioning circuit of each sensor has an analog bandwidth of approximately 350 Hz. A programmable-length Bartlett Window FIR filter provides opportunity for additional noise reduction on all of the output data registers. The SENS/AVG register controls the number of taps in power-of-two step sizes, from zero to six.

Filter setup requires one simple step: write the appropriate M factor to the assigned bits in the SENS/AVG register. The bit assignments are listed in [Table 21](#page-17-5). The frequency response relationship for this filter is:

$$
H_B(f) = H_A^2(f) \quad H_A(f) = \frac{\sin(\pi \times N \times f \times t_s)}{N \times \sin(\pi \times f \times t_s)}
$$

<span id="page-17-1"></span><span id="page-17-0"></span>



06874-027

#### **Dynamic Range**

There are three dynamic range settings: ±75°/s, ±150°/s, and ±300°/s. The lower dynamic range settings (75, 150) limit the minimum filter tap sizes to maintain the resolution as the measurement range decreases. The recommended order for programming the SENS/AVG register is upper byte (sensitivity), followed by lower byte (filtering). The contents of the SENS/AVG register are nonvolatile.

#### **Table 20. SENS/AVG Register Definition**

<span id="page-17-4"></span>

<span id="page-17-5"></span>



#### <span id="page-17-3"></span><span id="page-17-2"></span>**Auxiliary DAC**

The auxiliary DAC provides a 12-bit level adjustment function. The AUX\_DAC register controls the operation of this feature. It offers a rail-to-rail buffered output that has a range of 0 V to 2.5 V. The DAC can drive its output to within 5 mV of the ground reference when it is not sinking current. As the output approaches ground, the linearity begins to degrade (100 LSB beginning point). As the sink current increases, the nonlinear range increases. The DAC output latch function, contained in the COMMAND register, provides continuous operation while writing each byte of this register. The contents of this register are volatile, which means that the desired output level must be set after every reset and power cycle event.

#### **Table 22. AUX\_DAC Register Definition**



#### **Table 23. AUX\_DAC Bit Descriptions**



Updating the DAC output voltage requires four steps.

- 1. Determine the binary number associated with the desired output level.
- 2. Write the lower eight bits of this binary number to the lower address of the AUX\_DAC register.
- 3. Write the upper eight bits of this binary number to the upper address of the AUX\_DAC register.
- 4. Execute the DAC latch global command by writing 0x04 to Address 0x3E (see [Table 15](#page-16-6)).

#### **General-Purpose Input/Output**

Two general-purpose pins enable digital input/output control using the SPI. The GPIO\_CTRL control register establishes the configuration of these pins and handles the SPI-to-pin controls. Each pin provides the flexibility of both input (read) and output (write) operations.

For example, writing 0x0202 to this register establishes Line 2 as an output and sets its level as a 1. Writing 0x0000 to this register establishes both lines as inputs, and their status can be read through Bit 8 and Bit 9 of this register.

The digital input/output lines are also available for data-ready and alarm/error indications. In the event of conflict, the following priority structure governs the digital input/output configuration:

- 1. MSC\_CTRL (Data-ready indicator)
- 2. ALM\_CTRL (Alarm indicator)
- 3. GPIO\_CTRL (General-purpose)

#### **Table 24. GPIO\_CTRL Register Definition**



#### **Table 25. GPIO\_CTRL Bit Descriptions**



The contents of the GPIO\_CTRL register are volatile.

#### <span id="page-18-0"></span>**STATUS AND DIAGNOSTICS**

[Table 26](#page-18-4) summarizes a number of status and diagnostic operations, along with their corresponding control registers.

#### **Table 26. Status and Diagnostic Functions**

<span id="page-18-4"></span>

#### **Data-Ready Input/Output Indicator**

The data-ready function provides an indication of updated output data. The MSC\_CTRL register allows the user to configure either of the general-purpose input/output pins (DIO1 or DIO2) as a data-ready indicator signal.

#### **Table 27. MSC\_CTRL Register Definition**

<span id="page-18-2"></span>

#### **Table 28. MSC\_CTRL Bit Descriptions**

<span id="page-18-3"></span><span id="page-18-1"></span>

#### **Self-Test**

The MSC\_CTRL register also provides a self-test function that verifies the mechanical integrity of the MEMS sensor. There are two different self-test options: internal self-test and external self-test.

The internal test provides a simple, two-step process for checking the MEMS sensor.

- 1. Start the process by writing 1 to Bit 10 in the MSC\_CTRL register.
- 2. Wait long enough for the response to settle, then check the result by reading Bit 5 of the STATUS register.

If a failure is indicated, then Bits [10:15] of the STATUS register indicate which of the six sensors it is associated with.

The entire cycle takes approximately 35 ms, and the output data is not available during this time. The external self-test is a static condition that can be enabled and disabled. In this test, both positive and negative gyroscope MEMS sensor movements are available. For the accelerometers, only positive MEMS sensor movement is available.

After writing to the appropriate control bit, the output registers reflect the changes after a delay that reflects the response time associated with the sensor/signal conditioning circuit. For example, the standard 350 Hz bandwidth reflects an exponential response with a time constant of 0.45 ms. Note that the digital filtering affects this delay as well. The appropriate bit definitions for self-test are listed in [Table 27](#page-18-2) and [Table 28](#page-18-3).

#### **Flash Memory Endurance**

The ENDURANCE register maintains a running count of writes to the flash memory. It provides up to 32,768 counts. Note that if this count is exceeded, the register wraps around and goes back to zero, before beginning to increment again.

#### **Table 29. ENDURANCE Register Definition**



#### **Status Conditions**

The STATUS register contains the following error condition flags: alarm conditions, self-test status, overrange, SPI communication failure, control register update failure, and power supply range failure. See [Table 30](#page-19-0) and [Table 31](#page-19-1) for the appropriate register access and bit assignment for each flag.

The bits assigned for checking power supply range and sensor overrange automatically reset to 0 when the error condition no longer exists. The remaining error flag bits in the STATUS register require a read to return them to 0. Note that a STATUS register read clears all of the bits to 0. If any error conditions remain, the bits revert to 1 during the next internal output register update cycle.

#### **Table 30. STATUS Register Definition**

<span id="page-19-0"></span>

#### **Table 31. STATUS Bit Descriptions**

<span id="page-19-1"></span>

#### **Alarms**

Two independent alarms provide programmable condition monitoring. Event detections occur when output register data meets the configured conditions. Configuration options include the following:

- All output data registers are available for monitoring as the source data.
- The source data can be filtered or unfiltered.
- Comparisons can be static or dynamic (rate of change).
- The threshold levels and times are configurable.
- Comparison can be greater than or less than.

The ALM\_MAG1 register and the ALM\_MAG2 register both establish the threshold level for detecting events. These registers take on the format of the source data and provide a bit for establishing the greater than/less than comparison direction.

When making dynamic comparisons, the ALM\_SMPL1 register and the ALM\_SMPL2 register establish the number of averages taken for the source data as a reference for comparison. In this configuration, each subsequent source data sample is subtracted from the previous one, establishing an instantaneous delta. The ALM\_CTRL register controls the source data selection, static/ dynamic selection, filtering selection, and digital input/output usage for the alarms.

The rate of change calculation is

$$
Y_C = \frac{1}{N_{DS}} \sum_{n=1}^{N_{DS}} y(n+1) - y(n)
$$

 $Y_C$  with  $M_C$  according to the ALM\_MAG1/ALM\_MAG2 settings The rate of change alarm is determined by comparing

where:

 $N_{DS}$  is the number of samples in ALM\_SMPL1 and ALM\_SMPL2.  $y(n)$  is the sampled output data.  $M<sub>C</sub>$  is the magnitude for comparison in ALM\_MAG1 and ALM\_MAG2.  $Y_C$  is the factor to compare with  $M_C$ .

#### **Table 32. ALM\_MAG1 and ALM\_MAG2 Register Definitions**

<span id="page-20-0"></span>

#### <span id="page-20-5"></span>**Table 33. ALM\_MAG1 and ALM\_MAG2 Bit Descriptions**

<span id="page-20-1"></span>

#### **Table 34. ALM\_SMPL1 and ALM\_SIMPL2 Register Definitions**

<span id="page-20-2"></span>

#### **Table 35. ALM\_SMPL1 and ALM\_SIMPL2 Bit Descriptions**

<span id="page-20-4"></span><span id="page-20-3"></span>

#### **Table 36. ALM\_CTRL Register Definition**



#### **Table 37. ALM\_CTRL Bit Designations**



### <span id="page-21-0"></span>APPLICATIONS INFORMATION

### **Electrical Connections INSTALLATION GUIDELINES**

Installation requires two steps: mechanical attachment of the body, followed by the electrical connection. This device is designed for postsolder reflow installation. It is not designed to survive the temperatures associated with normal solder reflow processes.

#### **Mechanical Attachment**

The open mounting tabs on each side of the body provide enough room for 2 mm (or 2-56) machine screws. Note that 316 stainless steel and aluminum screws are available for use in this attachment.

When planning the installation process, the primary trade-off to consider is the attachment strength advantage of stainless steel against the nonmagnetic properties of aluminum for systems that are sensitive to magnetic field disturbances.

[Figure 28](#page-21-1) provides a graphical display of the mechanical device, placing all of the stress on the flexible circuit. attachment, and [Figure 29](#page-22-0) provides a recommendation for the physical layout of all the holes required for attaching these devices.

The electrical interface is a single connector that is attached to a flexible circuit extension.

One option for mating connectors can be found in the Samtec CLM family. In this case, the part number starts with CLM-112-02. The flexible circuit has stress relief points to absorb environmental stresses, such as temperature cycling and vibration. [Figure 29](#page-22-0) provides the alignment hole locations for designs that employ the suggested connector mate. The dimensions offered in [Figure 29](#page-22-0) assume that the device and the mating connector are on the same surface. The electrical connection is held by friction only.

#### **Proper Removal**

The flexible circuit interface can tear under excessive force conditions. An example of excessive force is attempting to break the electrical connection by pulling on the body of the

The electrical connector must be broken by an appropriate tool, which is designed to apply even pressure to each side of the rigid part of the flex cable. The recommended extraction sequence is to break the mate between the electrical interface, and then to remove the mechanical attachment hardware.

<span id="page-21-1"></span>

<span id="page-22-0"></span>

### <span id="page-23-0"></span>OUTLINE DIMENSIONS



#### <span id="page-23-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2007–2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06874-0-9/09(B)** 

