# IS41LV16105B

# 1M x 16 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE

## APRIL 2005

**ISSI**®

## **FEATURES**

- TTL compatible inputs and outputs; tristate I/O
- Refresh Interval: — 1,024 cycles/16 ms
- Refresh Mode: — RAS-Only, CAS-before-RAS (CBR), and Hidden
- JEDEC standard pinout
- Single power supply: 3.3V ± 10%
- Byte Write and Byte Read operation via two CAS
- Extended Temperature Range: -30°C to +85°C
- Industrial Temperature Range: -40°C to +85°C
- Lead-free available

## DESCRIPTION

The *ISSI* IS41LV16105B is 1,048,576 x 16-bit high-performance CMOS Dynamic Random Access Memories. Fast Page Mode allows 1,024 random accesses within a single row with access cycle time as short as 20 ns per 16-bit word. The Byte Write control, of upper and lower byte, makes the IS41LV16105B ideal for use in 16-, 32-bit wide data bus systems.

These features make the IS41LV16105B ideally suited for highbandwidth graphics, digital signal processing, high-performance computing systems, and peripheral applications.

The IS41LV16105B is packaged in a 42-pin 400-mil SOJ and 400-mil 44- (50-) pin TSOP (Type II).

## **KEY TIMING PARAMETERS**

Parameter	-50	-60	Unit
Max. RAS Access Time (tRAC)	50	60	ns
Max. CAS Access Time (tcac)	13	15	ns
Max. Column Address Access Time (tAA)	25	30	ns
Min. Fast Page Mode Cycle Time (tpc)	20	25	ns
Min. Read/Write Cycle Time (trc)	84	104	ns

## **PIN CONFIGURATIONS**

### 44(50)-Pin TSOP (Type II)

### 42-Pin SOJ

VDD         1         44         GND           I/O0         2         43         I/O15           I/O1         3         42         I/O14	
I/O1 II 3 42 II I/O14	VDD     1     42       I/O0     2     41
I/O2     4     41     I/O13       I/O3     5     40     I/O12       VDD     6     39     GND       I/O4     7     38     I/O11       I/O5     8     37     I/O10       I/O6     9     36     I/O9	I/O1     2     41       I/O1     3     40       I/O2     4     39       I/O3     5     38       VDD     6     37       I/O4     7     36       I/O5     8     35       I/O6     9     34
I/O7 [10 35 ]1/O8 NC [11 34 ]NC	I/O7 □ 10 33 NC □ 11 32
NC       12       33       I) NC         NC       13       32       I) LCAS         WE       14       31       I) UCAS         RAS       15       30       I) OE         NC       16       29       IA9         NC       17       28       IA8         A0       18       27       II A7         A1       19       26       IA6         A2       20       25       IA5         A3       21       24       IA4         VDD       22       23       GND	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

# PIN DESCRIPTIONS

A0-A9	Address Inputs
I/O0-15	Data Inputs/Outputs
WE	Write Enable
ŌĒ	Output Enable
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
Vdd	Power
GND	Ground
NC	No Connection


Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

GND I/O15 I/O14 I/O13 I/O12

GND I/011 I/O10 I/O9 I/08 NC LCAS UCAS ŌĒ A9 A8 A7 A6 A5 A4 GND



## FUNCTIONAL BLOCK DIAGRAM



## **TRUTH TABLE**

Function	RAS	LCAS	UCAS	WE	ŌĒ	Address tr/tc	VO
Standby	Н	Н	Н	Х	Х	Х	High-Z
Read: Word	L	L	L	Н	L	ROW/COL	Dout
Read: Lower Byte	L	L	Η	Η	L	ROW/COL	Lower Byte, Dout Upper Byte, High-Z
Read: Upper Byte	L	Н	L	Η	L	ROW/COL	Lower Byte, High-Z Upper Byte, Dout
Write: Word (Early Write)	L	L	L	L	Х	ROW/COL	Din
Write: Lower Byte (Early Write)	L	L	Н	L	Х	ROW/COL	Lower Byte, Dın Upper Byte, High-Z
Write: Upper Byte (Early Write)	L	Н	L	L	Х	ROW/COL	Lower Byte, High-Z Upper Byte, Dın
Read-Write <sup>(1,2)</sup>	L	L	L	H→L	L→H	ROW/COL	Dout, Din
Hidden Refresh Read <sup>(2)</sup> Write <sup>(1,3)</sup>	L→H→L L→H→L	L L	L L	H L	L X	ROW/COL ROW/COL	Dоит Douт
RAS-Only Refresh	L	Н	Н	Х	Х	ROW/NA	High-Z
CBR Refresh <sup>(4)</sup>	H→L	L	L	Х	Х	Х	High-Z

Notes:

These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active).
 These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active).
 EARLY WRITE only.
 At least one of the two CAS signals must be active (LCAS or UCAS).

## **Functional Description**

The IS41LV16105B is a CMOS DRAM optimized for highspeed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 16 address bits. These are entered ten bits (A0-A9) at a time. The row address is latched by the Row Address Strobe ( $\overline{RAS}$ ). The column address is latched by the Column Address Strobe ( $\overline{CAS}$ ).  $\overline{RAS}$  is used to latch the first nine bits and  $\overline{CAS}$  is used the latter nine bits.

The IS41LV16105B has two  $\overline{CAS}$  controls,  $\overline{LCAS}$  and  $\overline{UCAS}$ . The  $\overline{LCAS}$  and  $\overline{UCAS}$  inputs internally generates a  $\overline{CAS}$  signal functioning in an identical manner to the single  $\overline{CAS}$  input on the other 1Mx 16 DRAMs. The key difference is that each  $\overline{CAS}$  controls its corresponding I/O tristate logic (in conjunction with  $\overline{OE}$  and  $\overline{WE}$  and  $\overline{RAS}$ ).  $\overline{LCAS}$  controls I/O0 through I/O7 and  $\overline{UCAS}$  controls I/O8 through I/O15.

The IS41LV16105B  $\overline{CAS}$  function is determined by the first  $\overline{CAS}$  ( $\overline{LCAS}$  or  $\overline{UCAS}$ ) transitioning LOW and the last transitioning back HIGH. The two  $\overline{CAS}$  controls give the IS41LV16105B both BYTE READ and BYTE WRITE cycle capabilities.

## **Memory Cycle**

A memory cycle is initiated by bring  $\overrightarrow{RAS}$  LOW and it is terminated by returning both  $\overrightarrow{RAS}$  and  $\overrightarrow{CAS}$  HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tRAS time has expired. A new cycle must not be initiated until the minimum precharge time tRP, tcP has elapsed.

## **Read Cycle**

A read cycle is initiated by the falling edge of  $\overline{CAS}$  or  $\overline{OE}$ , whichever occurs last, while holding  $\overline{WE}$  HIGH. The column address must be held for a minimum time specified by tar. Data Out becomes valid only when trac, taa, tcac and toEA are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

## Write Cycle

A write cycle is initiated by the falling edge of  $\overline{CAS}$  and  $\overline{WE}$ , whichever occurs last. The input data must be valid at or before the falling edge of  $\overline{CAS}$  or  $\overline{WE}$ , whichever occurs last.

## **Refresh Cycle**

To retain data, 1,024 refresh cycles are required in each 16 ms period. There are two ways to refresh the memory.

- 1. By clocking each of the 1,024 row addresses (A0 through A9) with **RAS** at least once every 16 ms. Any read, write, read-modify-write or **RAS**-only cycle refreshes the addressed row.
- Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 9-bit counter provides the row addresses and the external address inputs are ignored.

**CAS**-before-**RAS** is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

## Power-On

After application of the V<sub>DD</sub> supply, an initial pause of 200  $\mu$ s is required followed by a minimum of eight initialization cycles (any combination of cycles containing a **RAS** signal).

During power-on, it is recommended that  $\overline{RAS}$  track with VDD or be held at a valid VIH to avoid current surges.

## **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameters		Rating	Unit
Vт	Voltage on Any Pin Relative to GND	3.3V	-0.5 to +4.6	V
Vdd	Supply Voltage	3.3V	-0.5 to +4.6	V
Ιουτ	Output Current		50	mA
PD	Power Dissipation		1	W
ΤΑ	Commercial Operation Temperature Extended Temperature Industrial Temperature		0 to +70 -30 to +85 -40 to +85	0° 0° 0°
Tstg	Storage Temperature		-55 to +125	°C

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

Symbol	Parameter		Min.	Тур.	Max.	Unit
Vdd	Supply Voltage	3.3V	3.0	3.3	3.6	V
Vін	Input High Voltage	3.3V	2.0	_	Vdd + 0.3	V
VIL	Input Low Voltage	3.3V	-0.3	—	0.8	V
ΤΑ	Commercial Ambient Temperature Extended Ambient Temperature Industrial Ambient Temperature		0 -30 -40		+70 +85 +85	3° 3° 3°

## CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A9	5	pF
CIN2	Input Capacitance: RAS, UCAS, LCAS, WE, OE	7	pF
Cio	Data Input/Output Capacitance: I/O0-I/O15	7	pF

#### Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,

## ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Speed	Min.	Max.	Unit
lil	Input Leakage Current	Any input $0V \le V_{IN} \le V_{DD}$ Other inputs not under test = $0V$		-5	5	μA
lio	Output Leakage Current	Output is disabled (Hi-Z) $0V \le Vout \le Vod$		-5	5	μA
Vон	Output High Voltage Level	Іон = -2.0 mA (3.3V)		2.4	_	V
Vol	Output Low Voltage Level	IoL = 2.0 mA (3.3V)		_	0.4	V
Icc1	Standby Current: TTL	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		_	1 2	mA mA
Icc2	Standby Current: CMOS	$\overline{\text{RAS}}, \ \overline{\text{LCAS}}, \ \overline{\text{UCAS}} \ge V_{\text{DD}} - 0.2V \qquad 3.3V$		_	0.5	mA
Icc3	Operating Current: Random Read/Write <sup>(2,3,4)</sup> Average Power Supply Current	RAS, LCAS, UCAS, Address Cycling, trc = trc (min.)	-50 -60	_	160 145	mA
Icc4	Operating Current: Fast Page Mode <sup>(2,3,4)</sup> Average Power Supply Current	$\overline{RAS} = V_{IL}, \overline{LCAS}, \overline{UCAS},$ Cycling tPc = tPc (min.)	-50 -60	_	90 80	mA
Icc5	Refresh Current: RAS-Only <sup>(2,3)</sup> Average Power Supply Current	$\overline{\text{RAS}} \text{ Cycling, } \overline{\text{LCAS}}, \overline{\text{UCAS}} \ge V_{\text{IH}}$ $\text{trc} = \text{trc} (\text{min.})$	-50 -60	_	160 145	mA
Icc6	Refresh Current: CBR <sup>(2,3,5)</sup> Average Power Supply Current	RAS, LCAS, UCAS Cycling trc = trc (min.)	-50 -60	_	160 145	mA

Notes:

1. An initial pause of 200 µs is required after power-up followed by eight **RAS** refresh cycles (**RAS**-Only or CBR) before proper device operation is assured. The eight **RAS** cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.

2. Dependent on cycle rates.

3. Specified values are obtained with minimum cycle time and the output open.

4. Column-address is changed once each Fast page cycle.

5. Enables on-chip refresh and address counters.

## AC CHARACTERISTICS<sup>(1,2,3,4,5,6)</sup>

(Recommended Operating Conditions unless otherwise noted.)

			50	-(	-60		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	
trc	Random READ or WRITE Cycle Time	84		104		ns	
trac	Access Time from <b>RAS</b> <sup>(6, 7)</sup>		50	_	60	ns	
tcac	Access Time from CAS <sup>(6, 8, 15)</sup>	_	13	—	15	ns	
taa	Access Time from Column-Address <sup>(6)</sup>	_	25	—	30	ns	
tras	RAS Pulse Width	50	10K	60	10K	ns	
trp	RAS Precharge Time	30	—	40		ns	
tcas	CAS Pulse Width <sup>(26)</sup>	8	10K	10	10K	ns	
tcp	CAS Precharge Time <sup>(9, 25)</sup>	9	_	9	_	ns	
tcsн	CAS Hold Time (21)	38	_	40		ns	
trcd	RAS to CAS Delay Time <sup>(10, 20)</sup>	12	37	14	45	ns	
tasr	Row-Address Setup Time	0	_	0	_	ns	
<b>t</b> rah	Row-Address Hold Time	8	_	10	_	ns	
tasc	Column-Address Setup Time <sup>(20)</sup>	0	_	0		ns	
tсан	Column-Address Hold Time <sup>(20)</sup>	8	_	10	_	ns	
tar	Column-Address Hold Time (referenced to RAS)	30	—	40	_	ns	
trad	<b>RAS</b> to Column-Address Delay Time <sup>(11)</sup>	10	25	12	30	ns	
tral	Column-Address to RAS Lead Time	25	_	30		ns	
<b>t</b> RPC	RAS to CAS Precharge Time	5	_	5		ns	
trsн	RAS Hold Time <sup>(27)</sup>	8	_	10		ns	
<b>t</b> RHCP	RAS Hold Time from CAS Precharge	37	_	37		ns	
tcLz	CAS to Output in Low-Z <sup>(15, 29)</sup>	0	_	0		ns	
tCRP	CAS to RAS Precharge Time <sup>(21)</sup>	5	_	5		ns	
top	Output Disable Time <sup>(19, 28, 29)</sup>	3	15	3	15	ns	
toe	Output Enable Time <sup>(15, 16)</sup>		13	_	15	ns	
toed	Output Enable Data Delay (Write)	20	_	20		ns	
tоенс	OE HIGH Hold Time from CAS HIGH	5	_	5		ns	
toep	OE HIGH Pulse Width	10	_	10	_	ns	
toes	OE LOW to CAS HIGH Setup Time	5	_	5		ns	
trcs	Read Command Setup Time <sup>(17, 20)</sup>	0	_	0		ns	
trrh	Read Command Hold Time (referenced to <b>RAS</b> ) <sup>(12)</sup>	0	_	0	_	ns	
trch	Read Command Hold Time (referenced to CAS) <sup>(12, 17, 21)</sup>	0	_	0	_	ns	
twcн	Write Command Hold Time <sup>(17, 27)</sup>	8		10	_	ns	

## AC CHARACTERISTICS (Continued)(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

		-	50		60		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	
twcr	Write Command Hold Time (referenced to <b>RAS</b> ) <sup>(17)</sup>	40	_	50	_	ns	
twp	Write Command Pulse Width(17)	8		10		ns	
twpz	WE Pulse Widths to Disable Outputs	10		10	_	ns	
trwl	Write Command to <b>RAS</b> Lead Time <sup>(17)</sup>	13		15	_	ns	
tcwL	Write Command to CAS Lead Time <sup>(17, 21)</sup>	8	_	10		ns	
twcs	Write Command Setup Time <sup>(14, 17, 20)</sup>	0		0	_	ns	
<b>t</b> dhr	Data-in Hold Time (referenced to RAS)	39		39	_	ns	
tасн	Column-Address Setup Time to CAS Precharge during WRITE Cycle	15	—	15	—	ns	
tоен	<b>OE</b> Hold Time from <b>WE</b> during READ-MODIFY-WRITE cycle <sup>(18)</sup>	8	_	10	_	ns	
tDS	Data-In Setup Time <sup>(15, 22)</sup>	0	_	0	_	ns	
tdн	Data-In Hold Time <sup>(15, 22)</sup>	8	_	10	_	ns	
trwc	READ-MODIFY-WRITE Cycle Time	108	_	133	_	ns	
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle <sup>(14)</sup>	64	—	77	—	ns	
tcwp	CAS to WE Delay Time <sup>(14, 20)</sup>	26	_	32	_	ns	
tawd	Column-Address to WE Delay Time(14)	39	_	47	_	ns	
<b>t</b> PC	Fast Page Mode READ or WRITE Cycle Time <sup>(24)</sup>	20	—	25	—	ns	
<b>t</b> RASP	RAS Pulse Width	50	100K	60	100K	ns	
<b>t</b> CPA	Access Time from <b>CAS</b> Precharge <sup>(15)</sup>		30		35	ns	
<b>t</b> PRWC	READ-WRITE Cycle Time <sup>(24)</sup>	56	_	68	_	ns	
tсон	Data Output Hold after CAS LOW	5	_	5	_	ns	
toff	Output Buffer Turn-Off Delay from CAS or RAS <sup>(13,15,19, 29)</sup>	1.6	12	1.6	15	ns	
twнz	Output Disable Delay from WE	3	10	3	10	ns	
tс∟сн	Last CAS going LOW to First CAS returning HIGH <sup>(23)</sup>	10	_	10	—	ns	
tcsr	CAS Setup Time (CBR REFRESH) <sup>(30, 20)</sup>	5	_	5	_	ns	
<b>t</b> CHR	CAS Hold Time (CBR REFRESH) <sup>(30, 21)</sup>	8	_	10	_	ns	
tord	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0	_	0	—	ns	
tref	Auto Refresh Period (1,024 Cycles)	_	16		16	ms	
tт	Transition Time (Rise or Fall) <sup>(2, 3)</sup>	1	50	1	50	ns	

# AC TEST CONDITIONS

Output load: One TTL Load and 50 pF (VDD = 3.3V ±10%)

Input timing reference levels: VIH = 2.0V, VIL = 0.8V (VDD =  $3.3V \pm 10\%$ )


Output timing reference levels: VOH = 2.0V, VOL = 0.8V (3.3V ±10%)

#### Notes:

- 1. An initial pause of 200 µs is required after power-up followed by eight **RAS** refresh cycle (**RAS**-Only or CBR) before proper device operation is assured. The eight **RAS** cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.
- 2. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between VIH and VIL (or between VIL and VIH) and assume to be 1 ns for all inputs.
- 3. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 4. If  $\overline{CAS}$  and  $\overline{RAS} = V_{IH}$ , data output is High-Z.
- 5. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- 7. Assumes that tRCD ≤ tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 8. Assumes that trcd  $\geq$  trcd (MAX).
- 9. If CAS is LOW at the falling edge of RAS, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, CAS and RAS must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the trad (MAX) limit ensures that trcd (MAX) can be met. trad (MAX) is specified as a reference point only; if trad is greater than the specified trad (MAX) limit, access time is controlled exclusively by trad.
- 12. Either trich or trike must be satisfied for a READ cycle.
- 13. toFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.
- 14. twcs, trwb, tawb and tcwb are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs ≥ twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If trwb ≥ trwb (MIN), tawb ≥ tawb (MIN) and tcwb ≥ tcwb (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to VIH) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS.
- 16. During a READ cycle, if **OE** is LOW then taken HIGH before **CAS** goes HIGH, I/O goes open. If **OE** is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as WE going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and toEH met (**OE** HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if **CAS** remains LOW and **OE** is taken back to LOW after toEH is met.
- 19. The I/Os are in open during READ cycles once top or toFF occur.
- 20. The first  $\chi \overline{CAS}$  edge to transition LOW.
- 21. The last  $\chi \overline{CAS}$  edge to transition HIGH.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. Last falling  $\chi \overline{CAS}$  edge to first rising  $\chi \overline{CAS}$  edge.
- 24. Last rising  $\chi \overline{CAS}$  edge to next cycle's last rising  $\chi \overline{CAS}$  edge.
- 25. Last rising  $\chi \overline{CAS}$  edge to first falling  $\chi \overline{CAS}$  edge.
- 26. Each  $\chi \overline{CAS}$  must meet minimum pulse width.
- 27. Last  $\chi \overline{CAS}$  to go LOW.
- 28. I/Os controlled, regardless UCAS and LCAS.
- 29. The 3 ns minimum is a parameter guaranteed by design.
- 30. Enables on-chip refresh and address counters.




## FAST-PAGE-MODE READ CYCLE




### Note:

1. toff is referenced from rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , whichever occurs last.


# FAST PAGE MODE READ-MODIFY-WRITE CYCLE








# FAST-PAGE-MODE READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)






## FAST PAGE MODE EARLY WRITE CYCLE




## **AC WAVEFORMS**


## **READ CYCLE** (With $\overline{\text{WE}}$ -Controlled Disable)




# **RAS-ONLY REFRESH CYCLE** (OE, WE = DON'T CARE)



## **CBR** REFRESH CYCLE (Addresses; WE, OE = DON'T CARE)



## HIDDEN REFRESH CYCLE<sup>(1)</sup> (WE = HIGH; OE = LOW)



## Notes:

1. A Hidden Refresh may also be performed after a Write Cycle. In this case,  $\overline{WE}$  = LOW and  $\overline{OE}$  = HIGH. 2. toFF is referenced from rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , whichever occurs last.

## **ORDERING INFORMATION : 3.3V**

## Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
50	IS41LV16105B-50K IS41LV16105B-50KL IS41LV16105B-50T	400-mil SOJ 400-mil SOJ, Lead-free 400-mil TSOP (Type II)
	IS41LV16105B-50TL	400-mil TSOP (Type II), Lead-free
60	IS41LV16105B-60K IS41LV16105B-60KL IS41LV16105B-60T IS41LV16105B-60TL	400-mil SOJ 400-mil SOJ, Lead-free 400-mil TSOP (Type II) 400-mil TSOP (Type II), Lead-free

## Extended Range: -30°C to +85°C

Speed (ns)	Order Part No.	Package
50	IS41LV16105B-50KE IS41LV16105B-50KLE IS41LV16105B-50TE	400-mil SOJ 400-mil SOJ, Lead-free 400-mil TSOP (Type II)
	IS41LV16105B-50TLE	400-mil TSOP (Type II), Lead-free
60	IS41LV16105B-60KE IS41LV16105B-60KLE IS41LV16105B-60TE IS41LV16105B-60TLE	400-mil SOJ 400-mil SOJ, Lead-free 400-mil TSOP (Type II) 400-mil TSOP (Type II), Lead-free


## Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
50	IS41LV16105B-50KI IS41LV16105B-50KLI IS41LV16105B-50TI IS41LV16105B-50TLI	400-mil SOJ 400-mil SOJ, Lead-free 400-mil TSOP (Type II) 400-mil TSOP (Type II), Lead-free
60	IS41LV16105B-60KI IS41LV16105B-60KLI IS41LV16105B-60TI IS41LV16105B-60TLI	400-mil SOJ 400-mil SOJ, Lead-free 400-mil TSOP (Type II) 400-mil TSOP (Type II), Lead-free

# **PACKAGING INFORMATION**



## 400-mil Plastic SOJ Package Code: K



	Millim	eters	ers Inches		es Millimete		Inche	es	Millimeters		Inches	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
No. Leads	(N)	2	8			32	2				36	
А	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148
A1	0.64	—	0.025	—	0.64	—	0.025	—	0.64	—	0.025	—
A2	2.08	—	0.082	_	2.08	—	0.082	_	2.08	—	0.082	_
В	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020
b	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032
С	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013
D	18.29	18.54	0.720	0.730	20.82	21.08	0.820	0.830	23.37	23.62	0.920	0.930
E	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445
E1	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
E2	9.40	BSC	0.370	BSC	9.40	BSC	0.370	) BSC	9.40	BSC	0.370	) BSC
е	1.27	BSC	0.05	D BSC	1.27	BSC	0.050	) BSC	1.27	BSC	0.050	) BSC

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Millim		eters	Inche	S	Millim	Millimeters		Inches		Millimeters		es
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
No. Leads (N) 40				4:	2			44				
A	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148
A1	0.64	—	0.025	—	0.64	—	0.025	—	0.64	—	0.025	—
A2	2.08	_	0.082	_	2.08	_	0.082	_	2.08	_	0.082	_
В	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020
b	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032
С	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013
D	25.91	26.16	1.020	1.030	27.18	27.43	1.070	1.080	28.45	28.70	1.120	1.130
E	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445
E1	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
E2	9.40 BSC		0.370	BSC	9.40	BSC	0.370	) BSC	9.40	BSC	0.370	) BSC
е	1.27	BSC	0.050	BSC	1.27	BSC	0.050	) BSC	1.27	BSC	0.050	) BSC


Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

# **PACKAGING INFORMATION**



## Plastic TSOP

Package Code: T (Type II)



No. Leads (N)		32			44					50			
А	_	1.20	_	0.047	_	1.20	_	0.047	_	1.20	_	0.047	
A1	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	
b	0.30	0.52	0.012	0.020	0.30	0.45	0.012	0.018	0.30	0.45	0.012	0.018	
С	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008	
D	20.82	21.08	0.820	0.830	18.31	18.52	0.721	0.729	20.82	21.08	0.820	0.830	
E1	10.03	10.29	0.391	0.400	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405	
E	11.56	11.96	0.451	0.466	11.56	11.96	0.455	0.471	11.56	11.96	0.455	0.471	
е	1.27	BSC	0.050 E	BSC	0.80	BSC	0.032	BSC	0.80	BSC	0.031	BSC	
L	0.40	0.60	0.016	0.024	0.41	0.60	0.016	0.024	0.40	0.60	0.016	0.024	
ZD	0.95 REF		0.037	0.037 REF		0.81 REF		0.032 REF		0.88 REF		0.035 REF	
α	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°	

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.