


Description

The 87611 is a low voltage, low skew PCI / PCI-X clock generator. The device has a selectable REF_CLK or crystal input. The REF_CLK input accepts LVCMOS or LVTTTL input levels. The 87611 has a fully integrated PLL along with frequency configurable clock and feedback outputs for multiplying and regenerating clocks with “zero delay” Using a 20MHz or 25MHz crystal or a 33.333MHz or 66.666MHz reference frequency, the 87611 will generate output frequencies of 33.333MHz, 66.666MHz, 100MHz and 133.333MHz simultaneously.

The low impedance LVCMOS/LVTTTL outputs of the 87611 are designed to drive 50Ω series or parallel terminated transmission lines.

Block Diagram



Features

- Fully integrated PLL
- Seventeen LVCMOS/LVTTTL outputs, 15Ω typical output impedance
- Selectable crystal oscillator interface or LVCMOS/LVTTTL REF_CLK
- Maximum output frequency: 166.67MHz
- Maximum crystal input frequency: 40MHz
- Maximum REF_CLK input frequency: 83.33MHz
- Individual banks with selectable output dividers for generating 33.333MHz, 66.66MHz, 100MHz and 133.333MHz simultaneously
- Separate feedback control for generating PCI / PCI-X frequencies from a 20MHz or 25MHz crystal or 33.333MHz or 66.666MHz reference frequency
- Cycle-to-cycle jitter: 70ps (maximum)
- Period jitter, RMS: 17ps (maximum)
- Output skew: 250ps (maximum)
- Bank skew: 50ps (maximum)
- Static phase offset: 0 ± 150ps (maximum)
- Full 3.3V or 3.3V core, 2.5V multiple output supply modes
- -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS-compliant packages

Pin Assignments

Figure 1. 10mm x 10mm x 1.4mm, 64-Lead TQFP (Top View)




Table 1. Pin Descriptions

Number	Name	Type ^[a]		Description
1	REF_CLK	Input	Pulldown	Reference clock input. LVCMOS / LVTTTL interface levels.
2, 16, 17, 21, 25, 29, 33, 48, 52, 56, 60, 64	GND	Power		Power supply ground.
3, 4	XTAL1, XTAL2	Input		Crystal oscillator interface. XTAL1 is the input. XTAL2 is the output.
5, 9, 40, 44	V _{DD}	Power		Core supply pins.
6	XTAL_SEL	Input	Pullup	Selects between crystal oscillator or reference clock as the PLL reference source. Selects XTAL inputs when HIGH. Selects REF_CLK when LOW. LVCMOS / LVTTTL interface levels.
7	PLL_SEL	Input	Pullup	Selects between PLL and bypass mode. When HIGH, selects PLL. When LOW, selects reference clock. LVCMOS / LVTTTL interface levels.
8	V _{DDA}	Power		Analog supply pin. See Applications Note for filtering.
10, 11	D_SEL00, D_SEL01	Input	Pulldown	Selects divide value for Bank C outputs as described in Table 3. LVCMOS / LVTTTL interface levels.
12	OEC	Input	Pullup	Determines state of Bank C outputs. When HIGH, outputs are enabled. When LOW, outputs are disabled. LVCMOS / LVTTTL interface levels.
13	OEA	Input	Pullup	Determines state of Bank A outputs. When HIGH, outputs are enabled. When LOW, outputs are disabled. LVCMOS / LVTTTL interface levels.

Table 1. Pin Descriptions

Number	Name	Type ^[a]		Description
		Input	Pullup/Pulldown	
14, 15	D_SELA0, D_SELA1	Input	Pulldown	Selects divider value for Bank A outputs as described in Table 3 . LVCMOS / LVTTTL interface levels.
18, 20, 22, 24	QA0, QA1, QA2, QA3	Output		Bank A clock outputs. 15Ω typical output impedance. LVCMOS / LVTTTL interface levels.
19, 23	V _{DDOA}	Power		Output supply pins for Bank A outputs.
26, 28, 30, 32	QB0, QB1, QB2, QB3	Output		Bank B clock outputs. 15Ω typical output impedance. LVCMOS / LVTTTL interface levels.
27, 31	V _{DDOB}	Power		Output supply pins for Bank B outputs.
34, 35	D_SELB1, D_SELB0	Input	Pulldown	Selects divider value for Bank B outputs as described in Table 3 . LVCMOS / LVTTTL interface levels.
36	OEB	Input	Pullup	Determines state of Bank B outputs. When HIGH, outputs are enabled. When LOW, outputs are disabled. LVCMOS / LVTTTL interface levels.
37	OED	Input	Pullup	Determines state of Bank D outputs. When HIGH, outputs are enabled. When LOW, outputs are disabled. LVCMOS / LVTTTL interface levels.
38, 39	D_SELD1, D_SELD0	Input	Pulldown	Selects divider value for Bank D outputs as described in Table 3 . LVCMOS / LVTTTL interface levels.
41	MR	Input	Pulldown	Active HIGH Master reset. When logic HIGH, the internal dividers are reset causing the outputs to go low. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTTL interface levels.
42	FBDIV_SEL1	Input	Pulldown	Selects divider value for bank feedback output as described in Table 3 . LVCMOS / LVTTTL interface levels.
43	FBDIV_SEL0	Input	Pullup	Selects divider value for bank feedback output as described in Table 3 . LVCMOS / LVTTTL interface levels.
45	FB_IN	Input	Pulldown	Feedback input to phase detector for generating clocks with “zero delay”. LVCMOS / LVTTTL interface levels.
46	V _{DDOFB}	Power		Output supply pin for FB_Out output.
47	FB_OUT	Output		Feedback output. Connect to FB_IN. 15Ω typical output impedance. LVCMOS / LVTTTL interface levels.
49, 51, 53, 55	QD3, QD2, QD1, QD0	Output		Bank D clock outputs. 15Ω typical output impedance. LVCMOS / LVTTTL interface levels.
50, 54	V _{DDOD}	Power		Output supply pins for Bank D outputs.
57, 59, 61, 63	QC3, QC2, QC1, QC0	Output		Bank C clock outputs. 15Ω typical output impedance. LVCMOS / LVTTTL interface levels.
58, 62	V _{DDOC}	Power		Output supply pins for Bank C outputs.

[a] Pullup and Pulldown refer to internal input resistors. See [Table 2](#) for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C_{IN}	Input Capacitance			4		pF
R_{PULLUP}	Input Pullup Resistor				51	k Ω
$R_{PULLDOWN}$	Input Pulldown Resistor				51	k Ω
C_{PD}	Power Dissipation Capacitance (per output) ^[a]	$V_{DD}, V_{DDA} = 3.465V;$ $V_{DDOx} = 3.465V$			9	pF
		$V_{DD}, V_{DDA} = 3.465V;$ $V_{DDOx} = 2.625V$			11	pF
R_{OUT}	Output Impedance			15		Ω

[a] V_{DDOx} denotes $V_{DDOA}, V_{DDOB}, V_{DDOC}, V_{DDOD}, V_{DDOFB}$.

Table 3. Output Control Pin Function

Inputs					Outputs			
MR	OEA	OEB	OEC	OED	QA0:QA3	QB0:QB3	QC0:QC3	QD0:QD3
1	1	1	1	1	LOW	LOW	LOW	LOW
0	1	1	1	1	Active	Active	Active	Active
X	0	0	0	0	HiZ	HiZ	HiZ	HiZ

Table 4. Operating Mode Function

Inputs	
PLL_SEL	Operating Mode
0	Bypass
1	PLL

Table 5. PLL Input Function

Inputs	
XTAL_SEL	PLL Input
0	REF_CLK
1	XTAL Oscillator

Table 6. Control Functions

Inputs ^[a]					Outputs		
					PLL_SEL = 1	Frequency	
D_SELx1	D_SELx0	FBDIV_SEL1	FBDIV_SEL0	Reference Frequency Range (MHz)	QX0:QX3	QX0:QX3 (MHz)	FB_OUT (MHz)
0	0	0	0	41.6 - 83.33	x 2	83.33 - 166.67	41.6 - 83.33
0	0	0	1	20.83 - 41.67	x 4	83.33 - 166.67	20.83 - 41.67
0	0	1	0	15.62 - 31.25	x 5.33	83.33 - 166.67	15.62 - 31.25
0	0	1	1	12.5 - 25	x 6.67	83.33 - 166.67	12.5 - 25
0	1	0	0	41.6 - 83.33	x 1.5	62.4 - 125	41.6 - 83.33
0	1	0	1	20.83 - 41.67	x 3	62.4 - 125	20.83 - 41.67
0	1	1	0	15.62 - 31.25	x 4	62.4 - 125	15.62 - 31.25
0	1	1	1	12.5 - 25	x 5	62.4 - 125	12.5 - 25
1	0	0	0	41.6 - 83.33	x 1	41.6 - 83.33	41.6 - 83.33
1	0	0	1	20.83 - 41.67	x 2	41.6 - 83.33	20.83 - 41.67
1	0	1	0	15.62 - 31.25	x 2.67	41.6 - 83.33	15.62 - 31.25
1	0	1	1	12.5 - 25	x 3.33	41.6 - 83.33	12.5 - 25
1	1	0	0	41.6 - 83.33	÷ 2	20.8 - 41.67	41.6 - 83.33
1	1	0	1	20.83 - 41.67	÷ 1	20.8 - 41.67	20.83 - 41.67
1	1	1	0	15.62 - 31.25	x 1.33	20.8 - 41.67	15.62 - 31.25
1	1	1	1	12.5 - 25	x 1.67	20.8 - 41.67	12.5 - 25

[a] D_SELX1 denotes D_SELA1, D_SELB1, D_SELC1, and D SELD1. D_SELX0 denotes D_SELA0, D_SELB0, D_SELC0, and D SELD0.
 QX0:QX3 denotes QA0:QA3, QB0:QB3, QC0:QC3, and QD0:QD3.

Table 7. Control Functions – PCI Configuration

Inputs ^[a]					Outputs		
					PLL_SEL = 1	Frequency	
D_SELx1	D_SELx0	FBDIV_SEL1	FBDIV_SEL0	Reference Frequency (MHz)	QX0:QX3	QX0:QX3 (MHz)	FB_OUT (MHz)
0	0	0	0	66.67	x 2	133	66.67
0	0	0	1	33.33	x 4	133	33.33
0	0	1	0	25	x 5.33	133	25
0	0	1	1	20	x 6.67	133	20
0	1	0	0	66.67	x 1.5	100	66.67
0	1	0	1	33.33	x 3	100	33.33
0	1	1	0	25	x 4	100	25
0	1	1	1	20	x 5	100	20
1	0	0	0	66.67	x 1	66.67	66.67
1	0	0	1	33.33	x 2	66.67	33.33
1	0	1	0	25	x 2.67	66.67	25
1	0	1	1	20	x 3.33	66.67	20
1	1	0	0	66.67	÷ 2	33.33	66.67
1	1	0	1	33.33	÷ 1	33.33	33.33
1	1	1	0	25	x 1.33	33.33	25
1	1	1	1	20	x 1.67	33.33	20

[a] D_SELX1 denotes D_SELA1, D_SELB1, D_SELC1, and D_SELD1. D_SELX0 denotes D_SELA0, D_SELB0, D_SELC0, and D_SELD0. QX0:QX3 denotes QA0:QA3, QB0:QB3, QC0:QC3, and QD0:QD3.

Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 87611 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 8. Absolute Maximum Ratings

Symbol	Parameter	Conditions	Minimum	Maximum	Units
V_{DD}	Supply Voltage			4.6	V
V_1	Inputs		-0.5V	$V_{DD} + 0.5\text{ V}$	V
V_0	Outputs		-0.5V	$V_{DDx} + 0.5\text{ V}$	V
θ_{JA}	Package Thermal Impedance			41.1 (0 lfpm)	°C/W
T_{STG}	Storage Temperature		-65	150	°C

DC Characteristics

Table 9. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = V_{DDOX} = 3.3\text{V} \pm 5\%$ or $2.5\text{V} \pm 5\%$, $T_A = -40^\circ$ to 85°C

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		3.135	3.3	3.465	V
V_{DDOX}	Output Supply Voltage ^[a]		3.135	3.3	3.465	V
			2.375	2.5	2.625	V
I_{DD}	Power Supply Current				175	mA
I_{DDA}	Analog Supply Current				55	mA
I_{DDOX}	Output Supply Current ^[b]				25	mA

[a] V_{DDOX} denotes V_{DDOA} , V_{DDOB} , V_{DDOC} , V_{DDOD} , V_{DDOFB} .

[b] I_{DDOX} denotes I_{DDOA} , I_{DDOB} , I_{DDOC} , I_{DDOD} , I_{DDOFB} .

Table 10. LVCMOS/LVTTL DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, $V_{DDX} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $T_A = -40^\circ$ to $85^\circ C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage	OEA:OED, XTAL_SEL, MR, D_SELAx, D_SELBx, FB_IN, D_SELcx, D_SELDx, PLL_SEL, FBDIV_SEL0, FBDIV_SEL1		2		$V_{DD} + 0.3$	V
		REF_CLK		2		$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage	OEA:OED, XTAL_SEL, MR, D_SELAx, D_SELBx, FB_IN, D_SELcx, D_SELDx, PLL_SEL, FBDIV_SEL0, FBDIV_SEL1		-0.3		0.8	V
		REF_CLK		-0.3		1.3	V
I_{IH}	Input High Current	D_SELAx, D_SELBx, FB_IN, MR, D_SELcx, D_SELDx, REF_CLK, FBDIV_SEL1	$V_{DD} = V_{IN} = 3.465V$ or $2.625V$			150	μA
		XTAL_SEL, PLL_SEL, FBDIV_SEL0, OEA:OED	$V_{DD} = V_{IN} = 3.465V$ or $2.625V$			5	μA
I_{IL}	Input Low Current	D_SELAx, D_SELBx, FB_IN, MR, D_SELcx, D_SELDx, REF_CLK, FBDIV_SEL1	$V_{DD} = 3.465V$ or $2.625V$, $V_{IN} = 0V$	-5			μA
		XTAL_SEL, PLL_SEL, FBDIV_SEL0, OEA:OED	$V_{DD} = 3.465V$ or $2.625V$, $V_{IN} = 0V$	-150			μA
V_{OH}	Output High Voltage ^[a]		$V_{DDOx} = 3.465V$	2.6			V
			$V_{DDOx} = 2.625V$	1.8			
V_{OL}	Output Low Voltage ^[a]		$V_{DDOx} = 3.465V$ or $2.625V$			0.5	V
I_{OZL}	Output Tristate Current Low			-5			μA
I_{OZH}	Output Tristate Current High					5	μA

[a] Outputs terminated with 50Ω to $V_{DDOx}/2$. For more information, see "Output Load Test Circuit" in [Parameter Measurement Information](#).

Table 11. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		10		38	MHz
Equivalent Series Resistance (ESR)				70	Ω
Shunt Capacitance			7		pF
Drive Level				1	mW

Table 12. Crystal Characteristics

	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{REF}	Reference Frequency		12.5		83.33	MHz

Table 13. AC Characteristics, $V_{DD} = V_{DDA} = V_{DDOx} = 3.3V \pm 5\%$, $T_A = -40^\circ$ to $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency				166.67	MHz
$t(\emptyset)$	Static Phase Offset; Note 1, 7	$f = 50MHz$	-150		150	ps
$\tau_{sk}(b)$	Bank Skew; Note 2, 6				50	ps
$\tau_{sk}(o)$	Output Skew; Note 3, 6				250	ps
$j_{jit}(cc)$	Cycle-to-Cycle Jitter; 6	$f = 50MHz$; Note 4, 7			70	ps
		$f = 25MHz$ XTAL, 133.3MHz out			190	ps
$j_{jit}(per)$	Period Jitter, RMS; Note 4, 6, 7, 8				17	ps
t_L	PLL Lock Time				1	ms
t_R / t_F	Output Rise/Fall Time	20 to 80%	250		800	ps
odc	Output Duty Cycle; Note 5, 7		45		55	%

Note 1: Defined as the time difference between the input reference clock and the average feedback input signal when the PLL is locked and the input reference frequency is stable. Measured from $V_{DD} / 2$ of the input to $V_{DDOx} / 2$ of the output.

Note 2: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.

Note 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDOx} / 2$.

Note 4: Jitter performance using LVCMOS inputs.

Note 5: Measured using REF_CLK. For XTAL input, refer to Application Note.

Note 6: This parameter is defined in accordance with JEDEC Standard 65.

Note 7: Tested with D_SELXX = 10 (divide by 6); FBDIV_SEL = 00 (divide by 6).

Note 8: This parameter is defined as an RMS value.

Table 14. AC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, $V_{DDOx} = 2.5V \pm 5\%$, $T_A = -40^\circ$ to $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency				166.67	MHz
$t(\emptyset)$	Static Phase Offset; Note 1, 7	$f = 50MHz$	-350		20	ps
$\tau_{sk}(b)$	Bank Skew; Note 2, 6				50	ps
$\tau_{sk}(o)$	Output Skew; Note 3, 6				250	ps
$j_{jit}(cc)$	Cycle-to-Cycle Jitter; Note 6	$f = 50MHz$; Note 4, 7			70	ps
		$f = 25MHz$ XTAL, 133.3MHz out			190	ps
$j_{jit}(per)$	Period Jitter, RMS; Note 4, 6, 7, 8				17	ps
t_L	PLL Lock Time				1	ms
t_R / t_F	Output Rise/Fall Time	20 to 80%	250		800	ps
odc	Output Duty Cycle; Note 5, 7		45		55	%

Note 1: Defined as the time difference between the input reference clock and the average feedback input signal when the PLL is locked and the input reference frequency is stable. Measured from $V_{DD}/2$ of the input to $V_{DDOx}/2$ of the output.

Note 2: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.

Note 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDOx}/2$.

Note 4: Jitter performance using LVCMOS inputs.

Note 5: Measured using REF_CLK. For XTAL input, refer to Application Note.

Note 6: This parameter is defined in accordance with JEDEC Standard 65.

Note 7: Tested with D_SELXX = 10 (divide by 6); FBDIV_SEL = 00 (divide by 6).

Note 8: This parameter is defined as an RMS value.

Parameter Measurement Information

Figure 2. 3.3V Core/3.3V Output Load AC Test Circuit




Figure 3. 3.3V Core/2.5V Output Load AC Test Circuit




Figure 4. Output Skew



Figure 5. Bank Skew (Where X denotes outputs in the same bank)




Figure 6. Cycle-to-Cycle Jitter




Figure 7. Static Phase Offset




Figure 8. Output Duty Cycle/Pulse Width/Period





Figure 9. Output Rise/Fall Time




Application Information

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 8761I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} , V_{DDA} , and V_{DDOX} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 10 illustrates how a ferrite bead along with a $10\mu\text{F}$ and a 0.01F bypass capacitor should be connected to each V_{DDA} .


Figure 10. Power Supply Filtering



Crystal Input Interface

The 8761I crystal interface is shown in Figure 11. While layout the PC Board, it is recommended to provide C1 and C2 spare footprints for frequency fine tuning. For an 18pF parallel resonant crystal, the C1 and C2 are expected to be $\sim 10\text{pF}$ and $\sim 5\text{pF}$ respectively.

Figure 11. Crystal Input Interface



Recommended for Unused Input and Output Pins

Inputs

Crystal Input

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1\text{k}\Omega$ resistor can be tied from XTAL_IN to ground.

REF_CLK Input

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a $1\text{k}\Omega$ resistor can be tied from the REF_CLK to ground.

LVC MOS Control Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1\text{k}\Omega$ resistor can be used.

Outputs


LVC MOS Output

All unused LVC MOS output can be left floating. We recommend that there is no trace attached.

Schematic Example

Figure 12 shows a schematic example of the 87611. In this example, the input is driven by an 18pF parallel crystal. The de-coupling capacitors should be physically located near the power pin. For 87611, the unused clock outputs can be left floating. The optional C1 and C2 are spare footprints for frequency fine tuning.

Figure 12. Schematic Example



Reliability Information

Table 15. θ_{JA} versus Air Flow Table for 64 Lead TQFP


θ_{JA} by Velocity (Linear Feet per Minute) ^[a]				
	0	1	2	Unit
Single-Layer PCB, JEDEC Standard Test Boards	58.8	48.5	43.2	°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	41.1	35.8	33.6	°C/W

[a] Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

Transistor Count

The transistor count for the 87611 is 6040.

Figure 14. Package Outline Drawings – Page 2



Ordering Information

Orderable Part Number	Marking	Package	Carrier Type	Temperature
8761CYILF	ICS8761CYILF	64 lead "Lead Free" TQFP	Tray	-40°C to +85°C
8761CYILFT	ICS8761CYILF	64 lead "Lead Free" TQFP	Tape and Reel	-40°C to +85°C

Revision History

Revision Date	Description of Change
October 31, 2017	Fixed an incorrect part number.
October 16, 2017	<ul style="list-style-type: none"> ▪ Changed LQFP references to TQFP. ▪ Updated the packaging information; however, no mechanical differences. ▪ Completed minor changes throughout the document
January 25, 2016	<ul style="list-style-type: none"> ▪ Removed ICS from part numbers where needed. Features Section - removed reference to leaded package. ▪ Ordering Information - removed quantity from tape and reel. Deleted LF note below the table. ▪ Updated header and footer.
July 27, 2010	<ul style="list-style-type: none"> ▪ Updated the header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.
January 13, 2006	<ul style="list-style-type: none"> ▪ Pin Characteristics Table - changed C from 4pF max. to 4pF typical. ▪ Crystal Characteristics Table - added Drive Level. ▪ Power Supply Filtering Techniques - corrected last sentence in the paragraph ▪ Corrected Power Supply Filtering diagram. ▪ Added <i>Recommendations for Unused Input and Output Pins</i>. ▪ Corrected Schematic Example diagram. ▪ Ordering Information Table - added Lead-Free note.
October 5, 2004	<ul style="list-style-type: none"> ▪ Features Section - added Lead-Free bullet. Added Crystal Section. ▪ Ordering Information Table - added Lead-Free Part Number. Updated format throughout the datasheet.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.