

IFX1054G

Fault Tolerant Low Speed CAN-Transceiver

Data Sheet

Rev. 1.0, 2009-05-12

Standard Products



Table of Contents

Table of Contents

1	Overview
2 2.1	Block Diagram 4 Circuit Description 5
3 3.1 3.2	Pin Configuration7Pin Assignment7Pin Definitions and Functions7
4 4.1 4.2	Operation Modes, Wake - Up8Bus Failure Management9Application Hints10
5 5.1	Absolute Maximum Ratings 11 Functional Range 11
6	Electrical Characteristics
7 7.1	Application Information 17 Further Application Information 18
8	Package Outlines
9	Revision History



Fault Tolerant Low Speed CAN-Transceiver

IFX1054G



1 Overview

Features

- Data transmission rate up to 125 kBaud
- Low current consumption in Stand By and Sleep operation mode, including BUS Wake - Up
- · Implemented Receive Only mode
- Optimized Electromagnetic Compatibility (EMC)
- · Wake Up input pin, dual edge sensitive
- V_S Supply fail flag
- Extended bus failure management to guarantee safe operation during all bus line failure events
- Support of failure conditions
- Fully Wake Up capability during all bus line failure conditions
- Supports one-wire transmission mode with ground offset voltages up to 1.5 V
- Prevention from bus occupation in case of CAN controller failures
- Thermal protection
- · Bus line error protection
- Green Product (RoHS compliant)

o PG-BSO-14

PG-DSO-14

Description

The CAN-Transceiver IFX1054G works as the interface between the CAN protocol controller and the physical CAN bus - lines.

It is optimized for low-speed data transmission (up to 125 kBaud) in industrial applications. While no data is transferred, the power consumption can be minimized by multiple low power modes. In Normal operation mode a differential signal is transmitted / received. When bus wiring failures are detected the device automatically switches in a dedicated single - wire mode to maintain the CAN bus communication.

Туре	Package	Marking
IFX1054G	PG-DSO-14	IFX1054G

Data Sheet 3 Rev. 1.0, 2009-05-12

Block Diagram

2 Block Diagram




Figure 1 Block Diagram



Block Diagram

2.1 Circuit Description

The CAN transceiver IFX1054G works as the interface between the CAN protocol controller and the physical CAN bus-lines. **Figure 2** shows the principle configuration of a CAN network.

The IFX1054G is optimized for low-speed data transmission (up to 125 kBaud) in industrial applications.

In Normal operation mode a differential signal is transmitted / received. When bus wiring failures are detected the device automatically switches in a dedicated single-wire mode to maintain communication.

While no data is transferred, the power consumption can be minimized by multiple low power operation modes. Further a Receive - Only mode is implemented.

To reduce radiated electromagnetic emission (EME) the dynamic slopes of the CANL and CANH signals are both limited and symmetric. This allows the use of an unshielded twisted or parallel pair of wires for the bus. During single-wire transmission (one of the bus lines is affected by a bus line failure) the EME performance of the system is degraded from the differential mode.

In case the transmission data input TxD is permanently dominant, both, the CANH and CANL transmitting stage are disabled after a certain delay time. This is necessary to prevent the bus from being blocked by a defective protocol unit or short to GND at the TxD input.




Figure 2 CAN Network Example



Block Diagram




Figure 3 State Diagram



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment




Figure 4 Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	INH	Inhibit output; for controlling an external voltage regulator
2	TxD	Transmit data input; integrated pull - up, LOW: bus becomes dominant, HIGH: bus becomes recessive
3	RxD	Receive data output; integrated pull - up, LOW: bus is dominant, HIGH: bus is recessive
4	NERR	Error flag output; integrated pull - up, LOW: bus error (in Normal operation mode), further functions see Table 1
5	NSTB	Not stand-by input; digital control input to select operation modes, see Figure 3
6	ENT	Enable transfer input; digital control input to select operation modes, see Figure 3
7	WK	Wake - Up input; if level of V_{WAKE} changes the device indicates a Wake - up from low power mode by switching the RxD output LOW and switching the INH output HIGH (in Sleep mode), see Table 1
8	RTH	Termination resistor output ; connected to CANH bus-line via termination resistor (500 Ω < R_{RTH} < 16 k Ω), controlled by internal failure management
9	RTL	Termination resistor output ; connected to CANL bus-line via termination resistor (500 Ω < $R_{\rm RTL}$ < 16 k Ω), controlled by internal failure and mode management
10	$V_{\sf CC}$	Supply voltage input; +5 V, block to GND directly at the IC with ceramic capacitor
11	CANH	CAN bus line H; HIGH: dominant state
12	CANL	CAN bus line L; LOW: dominant state
13	GND	Ground
14	V_{S}	Voltage supply input; block to GND directly at the IC with ceramic capacitor



Operation Modes, Wake - Up

4 Operation Modes, Wake - Up

In addition to the Normal operation mode, the IFX1054G offers a Receive - Only mode as well as two Low - Power operation modes to save power during periods that do not require communication on the CAN bus: Sleep mode, $V_{\rm BAT}$ Stand - By mode (see **Table 1** and **Figure 2**). Via the control input pins NSTB and ENT the operation modes are selected by the microcontroller. In the Low - Power modes neither receiving nor transmitting of messages is possible.

In Sleep operation mode the lowest power consumption is achieved. In order to minimize the overall current consumption of the ECU (electronic control unit) the external voltage regulator (5 V supply) is deactivated by the INH output in this mode, when connected. For that purpose the INH output is switched to high impedance. In parallel the CANL line is pulled - up to the battery supply voltage via the RTL output and the pull - up paths at the input pins TxD and RxD are disabled from the internal supply.

To enter the Sleep operation mode the transition mode "Go - to - Sleep" has to be selected (**Figure 2**) for a minimum time $t_{h(min)}$. After the minimum hold time $t_{h(min)}$ the Sleep mode can be actively selected. Otherwise the IFX1054G will automatically fall in Sleep mode because of the not powered microcontroller.

On a Wake - Up request either by bus line activities or via the WK input, the transceiver is automatically set in $V_{\rm BAT}$ Stand - By mode. Now the voltage regulator (5 V supply) is enabled by the INH output. The WK input reacts to both, transition from high to low voltage level as well as the other way round. To avoid faulty Wake - Up's due to transients on the bus lines or the WK input circuitry respectively, a certain filter time is implemented. As soon as $V_{\rm CC}$ is provided, the Wake - Up request is monitored on both, the NERR and RxD outputs, by setting them low. Upon this the microcontroller can activate the Normal operation mode by setting the control inputs NSTB and ENT high.

The $V_{\rm BAT}$ Stand - By mode corresponds to the Sleep mode, but a voltage regulator connected to the INH output will remain active. Wake - Up requests via the WK pin or the bus lines are immediately reported to the microcontroller by setting RxD and NERR low. A power - on condition ($V_{\rm BAT}$ pin is supplied) automatically switches the IFX1054G to $V_{\rm BAT}$ Stand - By mode.

In the Receive - Only mode data on the CAN-bus is transferred to the RxD output, but both output stages, CANH as well as CANL are disabled. This means that data at the TxD input is not transmitted to the CAN bus. This mode is useful in combination to a dedicated network - management software that allows separate diagnosis for all nodes.

A Wake - Up request in the Receive - Only mode is only reported at the RxD-output. The NERR output in this mode is used to indicate a battery fail condition. When entering the Normal mode the $V_{\rm BAT}$ -flag is reset and the NERR output becomes high again. This feature is useful e.g. when changing the ECU and therefore a presetting routine of the microcontroller has to be started.

If either of the supply voltages drops below the specified limits, the transceiver is automatically switched to $V_{\rm BAT}$ Stand - By mode or power - down mode respectively.

Data Sheet 8 Rev. 1.0, 2009-05-12



Operation Modes, Wake - Up

Table 1 Truth Table of the CAN Transceiver

NSTB	ENT	Mode	INH	NERR	RxD	RTL
0	0	$V_{\rm BAT}$ Stand - By mode ¹⁾	V_{BAT}	active LOW Wa $V_{\rm CC}$ is present	ake - Up interrupt if	switched to V_{BAT}
0	0	Sleep mode ²⁾	floating			switched to V_{BAT}
0	1	Go - to - Sleep command	becomes floating			switched to V_{BAT}
1	0	Receive - Only mode	V_{BAT}	active LOW $V_{\rm BAT}$ Power - On flag $^{3)}$	HIGH = recessive receive data; LOW = dominant receive data	switched to $V_{\rm CC}$
1	1	Normal mode	V_{BAT}	active LOW bus error flag	HIGH = recessive receive data; LOW = dominant receive data	switched to $V_{\rm CC}$

- 1) Wake Up interrupts are released when entering Normal operation mode.
- 2) If Go to Sleep command was used before, ENT may turn LOW as $V_{\rm CC}$ drops, without affecting internal functions.
- 3) V_{BAT} Power On flag will be reseted when entering Normal operation mode.

4.1 Bus Failure Management

The IFX1054G detects the bus failures as described in **Table 2**, and automatically switches to a dedicated CANH or CANL single wire mode to maintain data transmission if necessary. Therefore, the device is equipped with one differential receiver and 4 single ended receivers, two for each bus line. To avoid false triggering by external RF influences the single wire modes are only activated after a certain delay time. As soon as the bus failure disappears the transceiver switches back to differential mode after another time delay. Bus failures are indicated in the Normal operation mode by setting the NERR output low.

The differential receiver threshold is typ. -3.1 V. This ensures correct reception in the Normal operation mode as well as in the failure cases 1, 2 and 4 with a noise margin as high as possible. For these failures, further failure management is not necessary. Detection of the failure cases 1, 2, 3a and 4 is only possible when the bus is dominant. Nevertheless, they are reported on the NERR output until transmission of the next CAN word on the bus begins.

When one of the bus failures 3, 5, 6, 6a and 7 is detected, the defective bus wire is disabled by switching off the affected bus termination and the respective output stage. A Wake - Up from Sleep mode via the bus is possible either via a dominant CANH or CANL line. This ensures that a Wake - Up is possible even if one of the failures 1 to 7 occurs.

Table 2 CAN Bus-line Failures

Failure Description
CANL line interrupted
CANH line interrupted
CANL line shorted to V_{BAT}
CANL line shorted to $V_{ m CC}$
CANH line shorted to GND
CANL line shorted to GND
CANH line shorted to V_{BAT}



Operation Modes, Wake - Up

Table 2 CAN Bus-line Failures

Failure #	Failure Description
6a	CANH line shorted to V _{CC}
7	CANL line shorted to CANH line

A current limiting circuit protects the CAN transceiver output stages from damage by short-circuit to positive and negative battery voltages. The CANH and CANL pins are protected against electrical transients.

The transmitter output stages generate the majority of the power dissipation. Therefore they are disabled if the junction temperature exceeds the maximum value. This effectively reduces power dissipation, and hence will lead to a lower chip temperature, while other parts of the IC can remain operating. In temperature shut - down condition the IFX1054G is still able to receive CAN-bus messages.

4.2 Application Hints

Table 3 Not Needed Pins

Pin Symbol	Recommendation
INH	Leave open
NERR	Leave open
NSTB	Connect to $V_{\rm CC}$
ENT	Connect to $V_{\rm CC}$
WK	Connect to $V_{\rm BAT}$, connect to GND: increases current consumption by approx. 5 μA



Absolute Maximum Ratings

5 Absolute Maximum Ratings

Table 4 Absolute Maximum Ratings

Parameter	Symbol	Lim	it Values	Unit	Notes
		Min.	Max.	-	
Input voltage at V_{BAT}	V_{S}	-0.3	40	V	_
Logic supply voltage $V_{\rm CC}$	$V_{\sf CC}$	-0.3	6	V	_
Input voltage at TxD, RxD, NERR, NSTB and ENT	V_{IN}	-0.3	$V_{\rm CC}$ + 0.3	V	_
Input voltage at CANH and CANL	V_{BUS}	-40	40	V	_
Transient voltage at CANH and CANL	V_{BUS}	-150	100	V	1)
Input voltage at WK	V_{WK}	-40	40	V	_
Input voltage at INH	V_{INH}	-0.3	$V_{\rm BAT}$ + 0.3	V	_
Input voltage at RTH and RTL	$V_{RTH/L}$	-0.3	40	V	_
Junction temperature	T_{i}	-40	160	°C	_
Storage temperature	$T_{\rm stg}$	-55	155	°C	_
Electrostatic discharge voltage at pin CANH, CANL, RTH, RTL, V_{BAT}	V_{esd}	-4	4	kV	2)
Electrostatic discharge voltage at any other pin	V_{esd}	-2	2	kV	2)
				1	

¹⁾ See ISO 7637

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

5.1 Functional Range

Table 5 Functional Range

Parameter	Symbol	Lim	it Values	Unit	Notes	
		Min.	Max.			
Logic input voltage	$V_{\sf CC}$	4.75	5.25	V	_	
Battery input voltage	V_{S}	5.7	27	V	_	
Termination resistances at RTL and RTH	$R_{RTL/H}$	0.5	16	kΩ	_	
Junction temperature	$T_{\rm j}$	-40	150	°C	_	
Thermal Resistance					•	
Junction ambient	R_{thja}	_	120	K/W	_	
Thermal Shutdown	, -			"	,	
Junction temperature	T_{jSH}	160	200	°C	10 °C hyst.	
Wake Input Voltage	, ,		•		•	
Wake input voltage	V_{WK}	-0.3	27	V	-	

Note: In the operating range, the functions given in the circuit description are fulfilled.

²⁾ Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k Ω resistor.



6 Electrical Characteristics

Table 6 Static Characteristics

 $4.75 \text{ V} \le V_{\text{CC}} \le 5.25 \text{ V}$; 6 V $\le V_{\text{S}} \le 27 \text{ V}$; normal operation mode; $-40 \le T_{\text{j}} \le +125 \,^{\circ}\text{C}$ (unless otherwise specified). All voltages are defined with respect to ground. Positive current flowing into the IC.

Parameter	Symbol	Limit Values			Unit	Notes
		Min.	Тур.	Max.		
Supplies $V_{\rm CC}$, $V_{\rm S}$		1		"		
Supply current	$I_{\sf CC}$	_	3.5	10.0	mA	Recessive;
						$TxD = V_{CC}$
		_	6.5	10	mA	Dominant;
						TxD = 0 V; no load
Supply current	$I_{\sf CC}$	_	3.5	10.0	mA	_
(Receive - Only mode)						
Supply current	I_{CC}	_	25	55	μΑ	$V_{\rm CC}$ = 5 V;
$(V_{BAT} Stand - By)$	I_{S}	_	30	50	μΑ	$V_{\rm S}$ = 12 V
Supply current	$I_{\rm CC}$ + $I_{\rm S}$	_	55	85	μΑ	$V_{\rm CC}$ = 5 V;
$(V_{BAT}\operatorname{Stand}\operatorname{-By})$						$V_{\rm S}$ = 12 V
						<i>T</i> _j = 25 °C
Supply current	I_{S}	_	50	70	μΑ	$V_{\rm CC}$ = 0 V;
(Sleep operation mode)						V _S = 12 V
Supply current	I_{S}	_	50	65	μΑ	$V_{\rm CC}$ = 0 V;
(Sleep operation mode)						$V_{\rm S} = 12 \rm V$
						<i>T</i> _j = 25 °C
Battery voltage for setting power - on flag	V_{S}	_	1	3.5	V	_
Receiver Output RxD and Error Detection	Output N	ERR	-	ı		
HIGH level output voltage (pin NERR)	V_{OH}	V _{CC} - 0.9	_	$V_{\sf CC}$	V	$I_0 = -100 \mu A$
HIGH level output voltage (pin RxD)	V_{OH}	V _{CC} - 0.9	-	$V_{\sf CC}$	V	I ₀ = -250 μA
LOW level output voltage	V_{OL}	0	_	0.9	V	I_0 = 1.25 mA
Transmission Input TxD, not Stand-By N		nable Tr	ansfer E	NT		Ţ
HIGH level input voltage	V_{IH}	0.7×	_	V _{CC} +	V	_
		$V_{\sf CC}$		0.3		
LOW level input voltage	V_{IL}	-0.3	_	0.3×	V	_
				$V_{\sf CC}$		
HIGH level input current (pins NSTB and	I_{IH}	_	20	80	μΑ	V _i = 4 V
ENT)					-	
LOW level input current (pins NSTB and	I_{IL}	0.7	6	_	μΑ	V _i = 1 V
ENT)						
HIGH level input current (pin TxD)	I_{IH}	-150	-30	-5	μΑ	V _i = 4 V
LOW level input current (pin TxD)	I_{IL}	-600	-300	-40	μΑ	V _i = 1 V
Forced battery voltage stand-by mode (fail safe)	V _{CC}	2.75	_	4.5	V	_



Table 6 Static Characteristics (cont'd)

4.75 V $\leq V_{\text{CC}} \leq$ 5.25 V; 6 V $\leq V_{\text{S}} \leq$ 27 V; normal operation mode; -40 $\leq T_{\text{j}} \leq$ +125 °C (unless otherwise specified). All voltages are defined with respect to ground. Positive current flowing into the IC.

Parameter	Symbol	Limit Values			Unit	Notes
		Min.	Тур.	Max.		
Wake - Up input WK						
Input current	I_{IL}	-3	-2	-1	μΑ	$V_{\rm WK}$ = 0 V
Wake - Up threshold voltage	$V_{\mathrm{WK}(\mathrm{min})}$	2.2	3.0	3.9	V	$V_{\rm NSTB}$ = 0 V
Inhibit Output INH			·			
HIGH level voltage drop	ΔV_{H}	_	0.1	0.8	V	$I_{\rm INH}$ = -0.18 mA
$\Delta V_{H} = V_{S} - V_{INH}$						
Leakage current	$I_{INH,Ik}$	-5.0	_	5.0	μΑ	sleep operation mode; $V_{\text{INH}} = 0 \text{ V}$
Bus Lines CANL, CANH				1	"	
Differential receiver recessive-to-dominant threshold voltage	$V_{\mathrm{dRxD(rd)}}$	-3.6	-3.1	-2.6	V	V _{CC} = 5.0 V
Differential receiver dominant-to-recessive threshold voltage	$V_{\mathrm{dRxD(dr)}}$	-3.6	-3.1	-2.6	V	V _{CC} = 5.0 V
CANH recessive output voltage	$V_{CANH,r}$	0.10	0.15	0.30	V	$TxD = V_{CC};$ $R_{RTH} < 4 \text{ k}\Omega$
CANL recessive output voltage	$V_{CANL,r}$	V _{CC} - 0.2	-	-	V	$TxD = V_{CC};$ $R_{RTL} < 4 \text{ k}\Omega$
CANH dominant output voltage	$V_{CANH,d}$	V _{CC} - 1.4	V _{CC} - 1.0	V_{CC}	V	TxD = 0 V; $V_{CC} = 5V;$ $R_L = 100\Omega$
CANL dominant output voltage	$V_{\mathrm{CANL,d}}$	_	1.0	1.4	V	TxD = 0 V; $V_{CC} = 5V;$ $R_{L} = 100\Omega$
CANH output current	I_{CANH}	-110	-80	-50	mA	$V_{\text{CANH}} = 0 \text{ V};$ TxD = 0 V
CANL output current	I_{CANL}	-5 50	80	110	μA	Sleep operation mode; $V_{\rm CANH}$ = 12 V $V_{\rm CANL}$ = 5 V; TxD = 0 V
		-5	0	5	μΑ	Sleep operation mode; $V_{\text{CANL}} = 0 \text{ V};$ $V_{\text{S}} = 12 \text{ V}$
Voltage detection threshold for short-circuit to battery voltage on CANH and CANL	$V_{\mathrm{det(th)}}$	6.5	7.3	8.0	V	_
CANH Wake - Up voltage threshold	$V_{CANH,wu}$	1.1	2.2	2.5	V	_
CANL Wake - Up voltage threshold	$V_{CANL,wu}$	2.5	3.1	3.9	V	_
CANH single-ended receiver threshold	V_{CANH}	1.5	1.8	2.3	V	failure cases 3, 5 and 7; $V_{\rm CC}$ = 5 V



Table 6 Static Characteristics (cont'd)

 $4.75 \text{ V} \le V_{\text{CC}} \le 5.25 \text{ V}$; 6 V $\le V_{\text{S}} \le 27 \text{ V}$; normal operation mode; $-40 \le T_{\text{j}} \le +125 \,^{\circ}\text{C}$ (unless otherwise specified). All voltages are defined with respect to ground. Positive current flowing into the IC.

Parameter	Symbol	Limit Values			Unit	Notes
		Min.	Тур.	Max.		
CANL single-ended receiver threshold	V_{CANL}	2.8	3.1	3.5	V	failure case 6 and 6a; $V_{\rm CC}$ = 5 V
Difference of Wake - Up threshold	$V_{diff,wu}$	0.8	_	_	V	_
CANL leakage current	$I_{CANL,lk}$	-5	0	5	μΑ	$V_{\rm CC}$ = 0 V; $V_{\rm S}$ = 0 V $V_{\rm CANL}$ = 12 V; $T_{\rm j}$ < 85 °C
CANH leakage current	$I_{CANH,lk}$	-5	0	5	μΑ	$V_{\rm CC}$ = 0 V; $V_{\rm S}$ = 0 V $V_{\rm CANH}$ = 5 V; $T_{\rm j}$ < 85 °C
Termination Outputs RTL, RTH		•	·		•	•
RTL to $V_{\rm CC}$ switch - on resistance	R_{RTL}	_	20	95	Ω	$I_{\rm o}$ = -10 mA
RTL to BAT switch series resistance	R_{oRTL}	8	15	30	kΩ	V_{BAT} Stand - By or Sleep operation mode
RTH to ground switch - on resistance	R_{RTH}	_	40	95	Ω	$I_{\rm o}$ = 10 mA
RTH output voltage	V_{oRTH}	_	0.7	1.0	V	$I_{\rm o}$ = 1 mA; low power mode
RTH pull - down current	$I_{RTH,pd}$	40	75	120	μΑ	failure cases 6 and 6a
RTL pull - up current	$I_{RTL,pu}$	-120	-75	-40	μΑ	failure cases 3, 5 and 7
RTH leakage current	$I_{RTH,lk}$	-5	0	5	μА	$V_{\rm CC}$ = 0 V; $V_{\rm S}$ = 0 V; $V_{\rm RTH}$ = 5 V; $T_{\rm j}$ < 85 °C
RTL leakage current	$I_{RTL,lk}$	-10	0	10	μΑ	$\begin{split} V_{\text{CC}} &= 0 \text{ V}; \\ V_{\text{S}} &= 0 \text{ V}; \\ V_{\text{RTL}} &= 12 \text{ V}; \\ T_{\text{j}} &< 85 ^{\circ}\text{C} \end{split}$



Table 7 Dynamic Characteristics

 $4.75 \text{ V} \le V_{\text{CC}} \le 5.25 \text{ V}$; 6 V $\le V_{\text{S}} \le 27 \text{ V}$; normal operation mode; $-40 \le T_{\text{j}} \le +125 \,^{\circ}\text{C}$ (unless otherwise specified). All voltages are defined with respect to ground. Positive current flowing into the IC.

Parameter	Symbol	L	imit Val	ues	Unit	Notes
		Min.	Тур.	Max.		
CANH and CANL bus output transition time recessive-to-dominant	$t_{\sf rd}$	0.6	1.2	2.4	μs	10% to 90%; C_1 = 10 nF; C_2 = 0; R_1 = 100 Ω
CANH and CANL bus output transition time dominant-to-recessive	$t_{ m dr}$	0.3	0.6	1.3	μs	10% to 90%; C_1 = 1 nF; C_2 = 0; R_1 = 100 Ω
Minimum dominant time for Wake - Up via CANL or CANH	t _{wu(min)}	8	25	40	μs	Stand - By modes; $V_{\rm S}$ = 12 V
Minimum Wake - Up time on pin WK	t _{WK(min)}	8	25	50	μs	Low power modes; $V_{\rm S}$ = 12 V
Failure cases 3, 6 detection time	t_{fail}	20	40	80	μs	Normal operation mode
Failure case 6a detection time		2	4	8	ms	Normal operation mode
Failure cases 5, 7 detection time		1.0	2.0	4.0	ms	Normal operation mode
Failure cases 5, 6, 6a, 7 recovery time		20	40	80	μs	Normal operation mode
Failure cases 3 recovery time		250	500	750	μs	Normal operation mode
Failure cases 5, 7 detection time		0.4	1.0	2.4	ms	Stand - By mode; $V_S = 12 \text{ V}$
Failure cases 5, 7 recovery time		0.4	1.0	2.4	ms	Stand - By mode; $V_{\rm S}$ = 12 V
Failure cases 6, 6a detection time		0.8	4.0	8.0	ms	Stand - By mode; $V_{\rm S}$ = 12 V
Failure cases 6, 6a recovery time		0.4	1.0	2.4	ms	Stand - By mode; $V_{\rm S}$ = 12 V
Propagation delay TxD-to-RxD LOW (recessive to dominant)	t _{PD(L)}	_	1.3	2.4	μs	C_1 = 100 pF; C_2 = 0; R_1 = 100 Ω ; no failures and bus failure cases 1, 2, 3a, 4
		_	1.5	2.4	μs	$C_1 = C_2 = 3.3 \text{ nF};$ $R_1 = 100 \Omega;$ no bus failure and failure cases 1, 2, 3a,
		_	1.6	2.5	μs	C_1 = 100 pF; C_2 = 0; R_1 = 100 Ω ; bus failure cases 3, 5, 6, 6a
		_	1.8	2.6	μs	$C_1 = C_2 = 3.3 \text{ nF};$ $R_1 = 100 \Omega;$ bus failure cases 3, 5, 6, 6a



Table 7 Dynamic Characteristics (cont'd)

4.75 V $\leq V_{\text{CC}} \leq$ 5.25 V; 6 V $\leq V_{\text{S}} \leq$ 27 V; normal operation mode; -40 $\leq T_{\text{j}} \leq$ +125 °C (unless otherwise specified). All voltages are defined with respect to ground. Positive current flowing into the IC.

Parameter	Symbol	Limit Values			Unit	Notes
		Min.	Тур.	Max.		
Propagation delay TxD-to-RxD HIGH (dominant to recessive)	$t_{\rm PD(H)}$	_	1.2	2.4	μs	C_1 = 100 pF; C_2 = 0; R_1 =100 Ω ; no failures and bus failure cases 1, 2, 3a, 4
		_	2.5	3.5	μs	C_1 = C_2 = 3.3 nF; R_1 = 100 Ω ; no bus failure and failure cases 1, 2, 3a,
Propagation delay TxD-to-RxD HIGH (dominant to recessive)	$t_{\rm PD(H)}$	_	1.0	2.1	μs	C_1 = 100 pF; C_2 = 0; R_1 = 100 Ω ; bus failure cases 3, 5, 6, 6a
		_	1.5	2.6	μs	$C_1 = C_2 = 3.3 \text{ nF};$ $R_1 = 100 \Omega;$ bus failure cases 3, 5, 6, 6a
Minimum hold time to go sleep command	$t_{h(min)}$	15	30	60	μs	_
Edge-count difference (falling edge) between CANH and CANL for failure cases 1, 2, 3a, 4 detection NERR becomes LOW	n _e	_	4	_	_	Normal operating mode
Edge-count difference (rising edge) between CANH and CANL for failure cases 1, 2, 3a, 4 recovery		_	2	_	_	Normal operating mode
TxD permanent dominant disable time	t_{TxD}	1.3	2.0	3.5	ms	-



Application Information

7 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 5 Test Circuit

For isolated testing the CAN Bus Substitute 1 is connected to the CAN Transceiver (see **Figure 5**). The capacitors C_{1-2} simulate the cable. Allowed minimum values of the termination resistors $R_{\rm RTH}$ and $R_{\rm RTL}$ are 500 Ω . Electromagnetic interference on the bus lines is simulated by switching to CAN Bus Substitute 2. The waves of the applied transients will be in accordance with ISO 7637 part 1, test 1, test pulses 1, 2, 3a and 3b.



Application Information




Figure 6 Application Example

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

7.1 Further Application Information

- · Please contact us for information regarding the Pin FMEA.
- · Existing Application Note
- For further information you may contact: http://www.infineon.com/



Package Outlines

8 Package Outlines




Figure 7 PG-DSO-14

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



Revision History

9 Revision History

Revision	Date	Changes
1.0	2009-05-12	Initial Data sheet

Edition 2009-05-12

Published by Infineon Technologies AG 81726 Munich, Germany © 2009 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.