

[TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

10Gbps DUAL-CHANNEL MULTI-RATE SERIAL LINK AGGREGATOR

Check for Samples: [TLK10022](http://www.ti.com/product/tlk10022#samples)

1 INTRODUCTION

1.1 Features

- **Automatic Digital Multiplexing/De-Multiplexing Core Supply 1V; I/O: 1.5V/1.8V of 4, 3, or 2 Independent Lower-Speed Gigabit • Programmable High Speed**
- **4 x (0.25 to 2.5 Gbps) to 1 x (1 to 10 Gbps) Spectral Peaks Multiplexing • Superior Signal Integrity Performance**
- **3 x (0.5 to 3.33 Gbps) to 1x (1.5 to 10 Gbps) Low Power Operation: < 800mW per Channel**
- **2 x (0.5 to 5 Gbps) to 1 x (1 to 10 Gbps) (typ)**
- **1 x (0.5 to 2.5 Gbps) to 1 x (0.5 to 2.5 Gbps) Flexible Clocking**
-
- **Wide Data Rate Range for Multiple Application Support for Programmable Lane Marker Support Character**
- **Fransmit De-Emphasis and Adaptive Receiver Support for Pogrammable HS/LS 10-Bit Equalization on Both Low Speed and High Alignment Character Speed Sides • Wide Range of Built-in Test Patterns**
-
- **Raw (unencoded) Data Support**
- **1.2 Applications**

Æ

- **Gigabit Serial Link Aggregation Machine Vision**
- **Communications System Backplanes Video/Image Data Processing**
-
- **Serial Lines into a Single Higher-Speed Gigabit Scrambling/Descrambling Functions Improve Serial Line Serial Link Transition Density and Reduce**
	-
	-
	-
- **Programmable Per Channel Lane Switching Multi Drive Capaility (SFP+, backplane, cable)**
	-
	-
	-
- **8B/10B ENDEC Coding Support 144-pin, 13mmx13mm FCBGA Package**
	-
	-

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

1.3 Description

The TLK10022 is a dual-channel multi-rate link aggregator intended for use in high-speed bi-directional point-to-point data transmission systems. The device allows for a reduction in the number of physical links required for a certain data throughput by multiplexing multiple lower-rate serial links into higher-rate serial links.

Each channel of the TLK10022 has a low-speed interface which can accommodate one, two, three, or four bidirectional serial links running at rates from 250 Mbps to 5 Gbps (maximum of 10 Gbps total throughput). The device's high speed interfaces (one per channel, bidirectional) can operate at rates from 1 Gbps to 10 Gbps. When a channel is configured for a certain multiplexing ratio (1-to-1, 2-to-1, 3-to-1, or 4-to-1), the high speed side will operate at a fixed multiple of the low speed rate (e.g., four times faster for 4-to-1 mode) regardless of the number of lanes connected. Filler data will be placed on any unused lanes in order to keep the interleaved lane ordering constant. This allows for low speed lanes to be hot swapped during normal operation without requiring a change in configuration.

The device has multiple interleaving/de-interleaving schemes that may be used depending on the data type. These schemes allow for the low speed lane ordering to be recovered after the lanes are transmitted over a single high-speed link. There is also a programmable scrambling/de-scrambling function available to help ensure that the high-speed data has suitable properties for transmission (i.e., sufficient transition density for clock recovery and DC balance over time) even for non-ideal input data.

A 1:1 mode is also supported for data rates ranging from 0.5 Gbps to 2.5 Gbps, whereby both low speed and high speed are rate matched. The TX and RX datapaths are also independent, so the TX and RX can operates in different modes (this excludes 3:1 mode which requires both the TX and RX path to run in the same mode). This independence is restricted to using the same low speed line rate. For example, the TX can operate at 4 x 2.5 Gbps while RX operates at 1 x 2.5 Gbps.

The individual Low Speed lanes may also operate at independent rates in byte interleave mode, provided they are operating at integer multiples. The High Speed line rate must be configured based on the fastest Low Speed line rate.

The TLK10022 has the ability to perform lane alignment on 2, 3, or 4 lanes with up to four bytes of lane de-skew.

Both the low speed and high speed side interfaces (transmitters and receivers) use CML signaling with integrated termination resistors and feature programmable transmitter de-emphasis levels and adaptive receive equalization to help compensate for media impairments at higher frequencies. The device's serial transceivers used are capable of interfacing to optical modules as well as higher-loss connections such as PCB backplanes and controlled-impedance copper cabling.

To aid in system synchronization, the TLK10022 is capable of extracting clocking information from the serial input data streams and outputting a recovered clock signal. This recovered clock can be input to a jitter cleaner in order to provide a synchronized system clock. The device also has two reference clock input ports and a flexible internal PLL, allowing for various serial rates to be supported with a single reference clock input frequency.

The device has various built-in self-test features to aid with system validation and debugging. Among these are pattern generation and verification on all serial lanes as well as internal data loopback paths.

||

2 BLOCK DIAGRAM

A simplified block diagram of the TLK10022 device is shown in [Figure 2-1](#page-2-0) for Channel A which is identical to Channel B. This low-power transceiver consists of two serializer/deserializer (SERDES) blocks, one on the low speed side and the other on the high speed side. The core logic blocks that lie between the low speed and high speed SerDes blocks carry out all the logic functions such as byte alignment, encoding/decoding, lane marking, and scrambling.

The TLK10022 provides a management data input/output (MDIO) interface as well as a JTAG interface for device configuration, control, and monitoring. Detailed descriptions of the TLK10022 pin functions are provided in [Table 2-1.](#page-4-0)

Figure 2-1. A Simplified One Channel Block Diagram of the TLK10022

2.1 Package

A 13-mm x 13-mm, 144-pin PBGA package with a ball pitch of 1 mm is used. The device pin-out is as shown in [Figure 2-2](#page-3-0) and is described in detail in [Table 2-1](#page-4-0) and [Table 2-2.](#page-7-0)

		2	3		5	6		8	9	10	11	12
A	INA1P	VSS	INA0N	INA0P	VSS	OUTA0P	OUTA0N	PDTRXA_N	CLKOUTBP	CLKOUTBN	VSS	HSRXAN
в	INA ₁ N	INA2P	VSS	VSS	OUTA1P	OUTA1N	VSS	TMS	PRBSEN	RXCTRL_0	VSS	HSRXAP
C I	VSS	INA2N	VDDRA_LS	OUTA2P	OUTA2N	VSS	VDDO ₀	TDI	CLKOUTAP	CLKOUTAN	AMUXA	VSS
D	INA3P	VDDA LS	VSS	AMUXB	VSS	TDO	VPP	TCK	GPO ₀	VSS	VSS	HSTXAP
E	INA3N	VSS	OUTA3N	VSS	TRST N	VDDD	DVDD	VDDD	LOSA	PRTAD0	VDDRA HS	HSTXAN
F	VSS	VDDA LS	OUTA3P	VDDT LS	VSS	VDDD	DVDD	VSS	VDDT_HS	VSS	VDDA_HS	VSS
G	VSS	VDDA_LS	VSS	VDDT LS	VSS	DVDD	VSS	DVDD	PRTAD1	VDDA_HS	VSS	HSRXBN
н	INBOP	VSS	OUTB0N	VSS	RESET_N	VDDD	DVDD	VDDD	GPO ₁	GPI1	VSS	HSRXBP
J	INBON	VDDA LS	OUTB0P	PDTRXB N	VSS	PRTAD3	MDIO	MDC	PRBS PASS	GPI0	VDDRB HS	VSS
K	VSS	INB1P	VDDRB LS	OUTB1N	OUTB1P	VSS	VDDO ₁	LOSB	REFCLK1P	REFCLK1N	VSS	HSTXBP
ц	INB ₂ P	INB1N	VSS	VSS	OUTB2N	OUTB2P	VSS	RXCTRL_1	PRTAD2	TESTEN	VSS	HSTXBN
M.	INB2N	VSS	INB3P	INB ₃ N	VSS	OUTB3N	OUTB3P	PRTAD4	REFCLK SEL	REFCLK0P	REFCLK0N	VSS

Figure 2-2. The Pin-Out of the TLK10022

2.2 Terminal Functions

The details of the terminal functions of the TLK10022 device are provided in [Table 2-1](#page-4-0) and [Table 2-2](#page-7-0).

Table 2-1. Pin Description - Signal Pins

Table 2-1. Pin Description - Signal Pins (continued)

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 2-1. Pin Description - Signal Pins (continued)

Texas
Instruments

SLLSEE7 –NOVEMBER 2013 **www.ti.com**

Table 2-1. Pin Description - Signal Pins (continued)

Table 2-2. Pin Description - Power Pins

3 FUNCTIONAL DESCRIPTION

Each channel of the TLK10022 allows for high-speed interleaving/de-interleaving of 2, 3, or 4 serial data streams to aggregate them into a single physical link. The data processing required to support this functionality is detailed in the following subsections.

3.1 Transmit (Interleaving) Direction

In the transmit direction, the lower-rate serial lanes to be interleaved are first received by a deserializer (one per lane) capable of resolving data at up to 5 Gbps. This deserialized data can be optionally aligned to 10-bit word boundaries (based on a user-defined 10-bit alignment character) and optionally 8b/10b decoded. If these functions are not relevant to the data being received, they can be bypassed. The received data on each is input to a FIFO in order to compensate for phase differences between the low speed serial links and the high speed side of the chip. This FIFO is also capable of clock tolerance compensation if needed.

The high speed side can then aggregate the data in one of two ways – (1) word interleaving or (2) bit interleaving. If word interleaving is chosen, the low speed data streams are interleaved in a round-robin fashion 10 bits at a time. If bit interleaving is chosen, the interleaving is performed on a bit-by-bit basis. In either case, provisions need to be taken so that the far-end receiver is able to correctly identify the lane assignments. This is handled by the device's lane ordering logic, described in Section 3.3.

The high-speed aggregate data stream can then be optionally 8b/10b encoded and optionally scrambled by a polynomial scrambling function. These functions provide different ways of ensuring the high speed serial output can be received properly by a device at the other end of the link (by increasing the transition density and by giving a more even distribution of high and low levels). Note that if both the encoding and scrambling functions are used, the user can determine whether to first encode the data and then scramble or to first scramble the data and then encode. If the latter option is chosen, scrambling is not performed on control codes (Kx.x).

The resulting data is then output by a serializer capable of data rates up to 10 Gbps.

Texas **NSTRUMENTS**

SLLSEE7 –NOVEMBER 2013 **www.ti.com**

Figure 3-1. Transmit Data Path for 4:1 Modes

3.2 Receive (De-Interleaving) Direction

In the receive direction, the high speed aggregate stream is received by a deserializer capable of data rates up to 10 Gbps. The deserialized data is then aligned to 20-bit boundaries by the device's channel synchronization logic. This alignment can be based on a user-defined 10-bit alignment code (in the case of 8b/10b or otherwise 10-bit delineated data) or can be done arbitrarily (for cases where 10-bit delineation is not meaningful). In either case, the chosen word boundaries can be adjusted manually if necessary to adjust the bit assignments.

Once the data is aligned, it can be optionally 8b/10b decoded or descrambled as needed before being input to the device's receive lane ordering logic (discussed in detail in Section 3.3). After lane assignments are determined, the de-aggregated serial data streams are input to independent FIFOs in order to absorb phase variations between the high-speed and low-speed clock domains and to compensate for clock rate differences if desired.

Each low speed data stream will pass through a programmable skew buffer (in case delays need to be added to certain lanes in order to meet system-level skew requirements) and optionally 8b/10b encoded before being output by a serializer capable of rates up to 5 Gbps.

[TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

Figure 3-2. Receive Data Path for 4:1 Modes

3.3 Lane Ordering

When multiple serial data links are multiplexed into a single physical link, special provisions need to be taken in order for the original lane assignments to be recovered at the far end of the link. The TLK10022 provides several methods to accomplish this.

3.3.1 Reserved Lane Marker Characters

If the data to be aggregated can be deserialized into 10-bit words, then it is possible to identify certain reserved codes that can be used to keep track of lane assignments. In the TX direction, the TLK10022 can be configured to identify a programmable "search" character (one that is expected to occur in the data stream) and replace it with another programmable "replace" character (one that is not expected to occur in the data stream). In the RX direction, the device can search for this reserved code in the high speed data it is receiving and use the position of the code in the aggregated data stream to determine the correct lane assignments. This code can then be replaced with another programmable character before being output on the low speed side. This allows for the lane marking process to be transparent to systems interfacing to the TLK10022's low speed side.

3.3.2 Training Sequence

If it not possible to define reserved lane marking codes (for example, if the low-speed serial data does not have 10-bit delineation or unused codes), then it is possible to configure the TLK10022 so that lane ordering is determined at link start-up (prior to normal data transmission). This is accomplished via a training sequence sent over the high speed link from the transmitting device to the receiving device. Once the receiver has detected the training sequence and has determined lane ordering (as indicated through MDIO registers), then the transmitter can transition into normal operation.

3.3.3 Manual Lane Rotation

If the application allows for lane ordering to be determined at a system level instead, the TLK10022 provides a manual method for cycling through the four possible lane order rotations. If manual rotation is used, then the device will iterate through different rotations as controlled by either MDIO registers or the RXCTRL pins.

3.3.4 Reserved Lane

If fewer than four low speed lanes are required by the application, one lane can be used to continuously send lane ordering information. This allows for continual monitoring of lane ordering so that the assignments can be quickly re-established in the event of a link disruption.

Figure 3-3. Block Diagram of the Interleave/De-Interleave Scheme

3.4 Additional Functionality

3.4.1 1:1 Mode

The TLK10022 also supports a 1:1 mode for data retiming. The data path for this mode is shown below. In the transmit direction, data is received by the low-speed deserializer on Lane 0 of the selected channel, aligned to word boundaries (if applicable), 8b/10b decoded (if applicable), input to a phase-correction FIFO capable of clock tolerance compensation, optionally 8b/10b encoded, and transmitted out the high speed serial ports. The receive direction operates similarly, but in the opposite direction (eventually outputting the serial data on low speed Lane 0).

www.ti.com SLLSEE7 –NOVEMBER 2013

Figure 3-4. 1:1 Mode Transmit and Receive Data Paths

3.4.2 Clock Tolerance Compensation

The phase-correction FIFOs used to interface between the low speed and high speed clock domains within the device are also capable of clock tolerance compensation (CTC). If enabled, the CTC function will correct for clock rate mismatches by periodically inserting or deleting a user-defined reserved "idle" character. Note that character insertion only occurs immediately following detection of an existing "idle" character, so these should occur regularly in the data stream to ensure that compensation can be performed frequently enough to avoid FIFO collisions.

3.4.3 Crosspoint Switch

The TLK10022's default lane ordering passes through low speed input lanes (0 through 3) into fixed positions in the outputted high speed aggregate link. The high speed receiver will then identify which positions correspond to which lanes and output them accordingly on its low speed outputs. However, it is possible to reconfigure the data sources that are associated with each output lane/position through MDIO. For each HS transmit output, the source can be selected from the low speed input of the same channel or from either channel's high speed input. For the LS transmit output, data can be sourced from either channel's low speed input or either channel's high speed input. Since the data source (input) assigned to each output is configured independently, a broadcast/fan-out function can be supported.

3.4.4 Unused Lanes

Some lanes may not be used all the time. When they are disconnected, data stuffing must occur to fill in the void left by the missing input data. In TLK10022, the data pattern sent to represent lane down should not alias with actual data; therefore, a repeated fill data sequence is used. The active/not active status of all lanes can be monitored through MDIO.

To implement the lane down function on the RX side, a separate state machine for each lane will monitor the high speed data for the fill sequence and indicate the status of each lane through the low speed status register 0x13.

A lane down status on the input lane can be detected either through the Low Speed Serdes LOS status (via MDIO), loss of channel sync for 8b10b data, or set by an MDIO override register.

3.4.5 Test Pattern Generation and Verification

The TLK10022 has an extensive suite of built in test functions to support system diagnostic requirements. Each channel has multiple internal test pattern generators and verifiers.

Several patterns can be selected via the MDIO interface that offers extensive test coverage. The low speed side supports generation and verification of pseudo-random bit sequence (PRBS) 2^7 -1, 2^{23} -1, and 2³¹-1 patterns. In addition to those PRBS patterns, the high speed side supports High-frequency (HF), Low-frequency (LF), Mixed-frequency (MF), and continuous random test pattern (CRPAT) long/short pattern generation and verification as defined in the IEEE Standard 802.3.

EXAS **ISTRUMENTS**

The TLK10022 provides two pins: PRBSEN and PRBS_PASS, for additional and easy control and monitoring of PRBS pattern generation and verification. When the PRBSEN is asserted high, the internal PRBS generator and verifier circuits are enabled on both transmit and receive data paths on high speed and low speed sides of both channels. This signal is logically OR'd with an MDIO register bits A.13:12 and B.13:12.

PRBS 2³¹-1 is selected by default, and can be changed through MDIO.

When PRBS test is enabled (PRBSEN=1):

PRBS PASS=1 indicates that PRBS pattern reception is error free.

PRBS_PASS=0 indicates that a PRBS error is detected. The channel, the side (high speed or low speed), and the lane (for low speed side) that this signal refers to is chosen through MDIO register bit 0.3:0.

3.4.6 Power Down Mode

The TLK10022 can be put in power down either through device inputs pins or through MDIO control register (1.15).

PDTRXA_N: Active low, powers down channel A.

PDTRXB N: Active low, powers down channel B.

The MDIO management serial interface remains operational when in register based power down mode (1.15 asserted for both channels), but status bits may not be valid since the clocks are disabled. The low speed side and high speed side SERDES outputs are high impedance when in power down mode. See the detailed per pin description for the behavior of each device I/O signal during pin based and register based power down.

3.4.7 Transmit / Receive Latency

The latency through the TLK10022 is shown in [Figure 3-5](#page-14-0). Note that the latency ranges shown indicate static rather than dynamic latency variance, i.e., the range of possible latencies when the serial link is initially established. During normal operation, the latency through the device is fixed.

Latency: HS/LS Full Rate, 4-Lanes, 8-deep FIFO LS In > HS Out: 554 - 814 (Typical 684) UI LS In \geq LS Out: 736 - 1260 (Typical 998) UI $HS In > LS$ Out: 538 - 794 (Typical 666) UI $HS In > HS Out: 456 - 588 (Typical 522) UI$

Figure 3-5. TLK10022 Transmit / Receive Latency

4 SERDES INTERFACES

This section describes the high speed I/O that are used to transmit and receive the aggregated data.

4.1 High Speed CML Output

The high speed data output driver is implemented using Current Mode Logic (CML) with integrated pull up resistors, requiring no external components. The transmit outputs must be AC coupled.

Figure 4-1. Example of High Speed I/O AC Coupled Mode (Channel A HS side is shown)

Current Mode Logic (CML) drivers often require external components. The disadvantage of the external component is a limited edge rate due to package and line parasitic. The CML driver on TLK10022 has onchip 50Ω termination resistors terminated to VDDT, providing optimum performance for increased speed requirements. The transmitter output driver is highly configurable allowing output amplitude and deemphasis to be tuned to a channel's individual requirements. Software programmability allows for very flexible output amplitude control. Only AC coupled output mode is supported.

When transmitting data across long lengths of PCB trace or cable, the high frequency content of the signal is attenuated due to the skin effect of the media. This causes a "smearing" of the data eye when viewed on an oscilloscope. The net result is reduced timing margins for the receiver and clock recovery circuits. In order to provide equalization for the high frequency loss, 4-tap finite impulse response (FIR) transmit deemphasis is implemented. A highly configurable output driver maximizes flexibility in the end system by allowing de-emphasis and output amplitude to be tuned to a channel's individual requirements. Output swing is selectable via MDIO.

See [Figure 7-2](#page-53-0) output waveform flexibility. The level of de-emphasis is programmable via the MDIO interface through control registers (5.7:4 and 5.12:8) through pre-cursor and post-cursor settings. Users can control the strength of the de-emphasis to optimize for a specific system requirement.

4.2 High Speed Receiver

The high speed receiver is implemented using differential CML with internal termination resistors. The receiver requires AC coupling. The termination impedances of the receivers are configured as 100 Ω with the center tap weakly tied to 0.7×VDDT, and a capacitor to create an AC ground.

TLK10022 serial receivers incorporate adaptive equalizers. This circuit compensates for channel insertion loss by amplifying the high frequency components of the signal, reducing inter-symbol interference. Equalization can be enabled or disabled per register settings. Both feed-forward equalization (FFE) and decision feedback equalization (DFE) are used to minimize the pre-cursor and post-cursor components (respectively) of intersymbol interference.

4.3 Loss of Signal Output Signal Generation (LOS)

Loss of input signal detection is based on the voltage level of each serial input signal INA×P/N, INB×P/N, HSRXAP/N, and HSRXBP/N. Anytime the serial receive input differential signal peak to peak voltage level is ≤75 mV_{pp} for High Speed side or ≤65mV_{pp} for Low Speed side, LOSA or LOSB are asserted (high true) respectively for Channel A and Channel B (if enabled, disabled by default). Note that an input signal ≥150 mV_{pp} for High Speed side and ≥175 mV_{pp} for Low Speed side is required for reliable operation of the loss of signal detection circuits. If the input signal is between these two ranges, the SERDES will operate properly, but the LOS indication will not be valid (or robust). The LOS indications are also directly readable through the MDIO interface in respective registers.

The following additional critical status conditions can be combined with the loss of signal condition enabling additional real-time status signal visibility on the LOSA and LOSB outputs per channel:

- 1. Loss of Channel Synchronization Status Logically OR'd with LOS condition(s) when enabled. Loss of channel synchronization can be optionally logically OR'd (disabled by default) with the internally generated LOS condition (per channel).
- 2. Loss of PLL Lock Status on LS and HS sides Logically OR'd with LOS condition(s) when enabled. The internal PLL loss of lock status bit is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions (per channel).
- 3. Receive 8B/10B Decode Error (Invalid Code Word or Running Disparity Error) Logically OR'd with LOS condition(s) when enabled. The occurrence of an 8B/10B decode error (invalid code word or disparity error) is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions (per channel).
- 4. AGCLOCK (Active Gain Control Currently Locked) Inverted and Logically OR'd with LOS condition(s) when enabled. HS RX SERDES adaptive gain control unlocked indication is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions (per channel).
- 5. AZDONE (Auto Zero Calibration Done) Inverted and Logically OR'd with LOS conditions(s) when enabled. HS RX SERDES auto-zero not done indication is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions (per channel).

5 CLOCKING

5.1 Configuring PLL and Line Rates

The TLK10022 includes internal low-jitter high quality oscillators that are used as frequency multipliers for the low speed and high speed SERDES and other internal circuits of the device. Specific MDIO registers are available for SERDES rate and PLL multiplier selection to match line rates and reference clock (REFCLK0/1) frequencies for various applications. Some examples are detailed below on how to select and configure.

The external differential reference clock has a large operating frequency range allowing support for many different applications. The reference clock frequency must be within ± 200 PPM of the incoming serial data rate (±100 PPM of nominal data rate).

Table 5-1. Line Rate and Reference Clock Frequency Ranges for the Low Speed Side SERDES

Table 5-2. Line Rate and Reference Clock Frequency Ranges for the High Speed Side SERDES

5.1.1 4:1 Reference Clock Frequency Selection Example

In the 4:1 operation mode, if the low speed side line rate is 2.2Gbps, the high-speed side line rate will be 8.8Gbps. The following steps can be taken to make a reference clock frequency selection:

- 1. Determine the appropriate SERDES rate modes that support the required line rates. [Table 5-1](#page-17-0) shows that the 2.2Gbps line rate on the low speed side is supported in the half rate mode (RateScale $= 1$) and in the full rate mode (RateScale = 0.5). In the first example, half rate will be used. Table $5-2$ shows that the 8.8Gbps line rate on the high speed side is only supported in the full rate mode (RateScale = 0.25).
- 2. For each SERDES side, and for all available PLL multipliers (MPY), compute the corresponding reference clock frequencies using the formula:

Reference Clock Frequency = (LineRate × RateScale)/MPY

The computed reference clock frequencies are shown in [Table 5-3](#page-18-0) along with the valid minimum and maximum frequency values.

- 3. Mark all the common frequencies that appear on both SERDES sides. Note and discard all those that fall outside the allowed range. In this example, the common frequencies are highlighted in [Table 5-3.](#page-18-0)
- 4. Select any of the remaining marked common reference clock frequencies. The higher the reference clock frequency usually the better. In this example, any of the following reference clock frequencies can be selected: 366.67MHz, 275MHz, 220MHz, 183.33MHz, and 146.67MHz.

	LOW SPEED SIDE SERDES				HIGH SPEED SIDE SERDES					
SERDES PLL MULTIPLIER		REFERENCE CLOCK FREQUENCY (MHz)			SERDES PLL MULTIPLIER	REFERENCE CLOCK FREQUENCY (MHz)				
	COMPUTED	MIN	MAX			COMPUTED	MIN	MAX		
4	550	250	425		4	550	375	425		
5	440	200	425		5	440	300	425		
6	366.67	166.667	416.667		6	366.67	250	425		
8	275	125	312.5		8	275	187.5	390.625		
10	220	122.88	250		10	220	150	312.5		
12	183.33	122.88	208.333		12	183.33	125	260.417		
15	146.67	122.88	166.667		15	146.67	122.88	208.333		
20	110	122.88	125		16	137.5	122.88	195.3125		
					20	110	122.88	156.25		

Table 5-3. Reference Clock Frequency Selection Example

5.1.2 2:1 Reference Clock Frequency Selection Example

Now take the same low speed rate and configure the device for 2:1 operation, so the high speed side is now 4.4Gbps. Based on the Line Rate/Reference Clock table, the only rate available at 4.4Gbps is Half Rate, so the rate scale is 0.5. The High Speed Side SERDES table is unchanged from the 4:1 mode (8.8Gbps x 0.25 in 4:1 mode, versus 4.4Gbps x 0.5 in 2:1 mode).

For the next example, using the same date rates and 4:1 mode, full rate will be chosen for the low speed side. The matching reference clock frequencies are 275MHz, 220MHz, 183.33MHz and 137.5MHz.

5.1.3 3:1 Mode Configuration

In 3:1 mode, there are only two possible combinations of low speed SERDES and high speed SERDES PLL multipliers. One option is Low Speed multiplier 10x and High Speed multiplier 15x, and the other is Low Speed multiplier 8x and High Speed Multiplier 12x. Select a REFCLK frequency that works best for the application.

5.1.4 Low Speed Side Rates Below 500Mbps (4:1 mode only)

For serial links below 500Mbps, the Low Speed Side SERDES must be configured using twice the desired data rate. For instance, 270Mbps data must be configured for 540Mbps. In addition, the device must be configured through MDIO to run at half speed. This enables over-sampling of data to support data rates lower than the Low Speed side SERDES IP allows. Note that the High Speed SERDES should be configured for the actual data rate, and not 2x. Using the same 270Mbps example, the high speed side should be configured for $0.27x4 = 1.08Gbps$.

Also note that Low Speed side rate will be twice the High Speed rate, and the High Speed PLL multiplier will be 2x of Low Speed. For 270Mbps/1.08Gbps and a REFCLK of 135MHz, the Low Speed side will be set to 8x, Quarter Rate (540MHz) and the High Speed side will be set to 16x, Eighth Rate (1.08Gbps).

5.2 Clocking Architecture

A simplified clocking architecture for the TLK10022 is captured in [Figure 5-1](#page-20-0). Each channel (Channel A or Channel B) has an option of operating with a differential reference clock provided either on pins REFCLK0P/N or REFCLK1P/N. The choice is made either through MDIO or through REFCLKA_SEL and REFCLKB SEL pins. The reference clock frequencies for those two clock inputs can be different as long as they fall under the valid ranges shown in [Table 5-2.](#page-17-1) For each channel, the low speed side SERDES, high speed side SERDES and the associated part of the digital core operate from the same reference clock.

The clock and data recovery (CDR) function of the high speed side receiver recovers the clock from the incoming serial data. The high speed side SERDES makes available two versions of clocks for further processing:

- 1. HS_RXBCLK_A/B: recovered byte clock synchronous with incoming serial data and with a frequency matching the incoming line rate divided by 20.
- 2. VCO_CLOCK_A/B_DIV2: VCO frequency divided by 2. (VCO frequency = REFCLK x PLL Multiplier).

The above-mentioned clocks can be output through the differential pins, CLKOUTAP/N and CLKOUTBP/N, with optional frequency division ratios of 1, 2, 4, 5, 8, 10, 16, 20, or 25. The clock output options are software controlled through the MDIO interface register 0x15. The maximum CLKOUT frequency is 500MHz.

www.ti.com SLLSEE7 –NOVEMBER 2013

Figure 5-1. Clocking Architecture

6 PROGRAMMERS REFERENCE

Channel identification is based on PHY (Port) address field. Channel A can be accessed by setting LSB of PHY address to 0. Channel B can be accessed by setting LSB of PHY address to 1.

6.1 MDIO Management Interface

The TLK10022 supports the Management Data Input/Output (MDIO) Interface as defined in Clause 22 of the IEEE 802.3 Ethernet specification. The MDIO allows register-based management and control of the serial links. Normal operation of the TLK10022 is possible without use of this interface. However, some features are accessible only through the MDIO.

The MDIO Management Interface consists of a bi-directional data path (MDIO) and a clock reference (MDC). The port address is determined by control pins PRTAD[4:0] as described in [Table 2-1.](#page-4-0)

In Clause 22, the top 4 control pins PRTAD[4:1] determine the device port address. In this mode the 2 individual channels in TLK10022 are classified as 2 different ports. So for any PRTAD[4:1] value there will be 2 ports per TLK10022.

TLK10022 will respond if the 4 MSB's of PHY address field on MDIO protocol (PA[4:1]) matches PRTAD[4:1]. The LSB of PHY address field (PA[0]) will determine which channel/port within TLK10022 to respond to.

If PA[0] = 1b0, TLK10022 Channel A will respond.

If PA[0] = 1b1, TLK10022 Channel B will respond.

Write transactions which address an invalid register or device or a read only register will be ignored. Read transactions which address an invalid register will return a 0.

MDIO Protocol Timing: The Clause 22 timing required to read from the internal registers is shown in [Figure 6-1.](#page-21-0) The Clause 22 timing required to write to the internal registers is shown in [Figure 6-2.](#page-21-1)

Clause 22 Indirect Addressing: The TLK10022 Register space is divided into two register groups. One register group can be addressed directly through Clause 22, and one register group can be addressed indirectly through Clause 22. The register group which can be addressed through Clause 22 indirectly is implemented in vendor specific register space (16'h8000 onwards). Due to clause 22 register space limitations, an indirect addressing method is implemented so that this extended register space can be accessed through clause 22. To access this register space (16'h8000 onwards), an address control register (Reg 30, 5'h1E) should be written with the register address followed by a read/write transaction to address data register (Reg 31, 5'h1F) to access the contents of the address specified in address control register.

The following timing diagrams illustrate an example write transaction to Register 16'h8000 using indirect addressing in Clause 22.

The following timing diagrams illustrate an example read transaction to read contents of Register 16'h8000 using indirect addressing in Clause 22.

6.2 Register Bit Definitions

RW: Read-Write

User can write 0 or 1 to this register bit. Reading this register bit returns the same value that has been written.

RW/SC: Read-Write Self-Clearing

User can write 0 or 1 to this register bit. Writing a "1" to this register creates a high pulse. Reading this register bit always returns 0.

RO: Read-Only

This register can only be read. Writing to this register bit has no effect. Reading from this register bit returns its current value.

RO/LH: Read-Only Latched High

This register can only be read. Writing to this register bit has no effect. Reading a "1" from this register bit indicates that either the condition is occurring or it has occurred since the last time it was read. Reading a "0" from this register bit indicates that the condition is not occurring presently, and it has not occurred since the last time the register was read. A latched high register, when read high, should be read again to distinguish if a condition occurred previously or is still occurring. If it occurred previously, the second read will read low. If it is still occurring, the second read will read high. Reading this register bit automatically resets its value to 0.

RO/LL: Read-Only Latched Low

This register can only be read. Writing to this register bit has no effect. Reading a "0" from this register bit indicates that either the condition is occurring or it has occurred since the last time it was read. Reading a "1" from this register bit indicates that the condition is not occurring presently, and it has not occurred since the last time the register was read. A latched low register, when read low, should be read again to distinguish if a condition occurred previously or is still occurring. If it occurred previously, the second read will read high. If it is still occurring, the second read will read low. Reading this register bit automatically sets its value to 1.

COR: Clear-On-Read

This register can only be read. Writing to this register bit has no effect. Reading from this register bit returns its current value, then resets its value to 0. Counter value freezes at Max.

The following registers can be accessed directly through Clause 22.

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 6-1. GLOBAL_CONTROL_1(1)

(1) This global register is channel independent.

(2) After reset bit is set to one, it automatically sets itself back to zero on the next MDC clock cycle.

Texas
Instruments

SLLSEE7 –NOVEMBER 2013 **www.ti.com**

Table 6-2. CHANNEL_CONTROL_1

[TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 6-3. HS_SERDES_CONTROL_1

Table 6-4. HS PLL Multiplier Control

28 PROGRAMMERS REFERENCE Copyright © 2013, Texas Instruments Incorporated

[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLLSEE7&partnum=TLK10022) Product Folder Links: [TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

[TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 6-6. HSTX AC Mode Output Swing Control (continued)

Table 6-7. HS_SERDES_CONTROL_3

Table 6-8. HSTX Cursor Reduction Factor Weights

Table 6-9. HS_SERDES_CONTROL_4

[TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 6-10. HSTX Post-Cursor1 Transmit Tap Weights

Table 6-11. HSTX Post-Cursor2 Transmit Tap Weights

Table 6-13. LS_SERDES_CONTROL_1

[TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 6-14. LS PLL Multiplier Control

Table 6-15. LS_SERDES_CONTROL_2

Table 6-16. LSRX Output AC Mode Output Swing Control

Table 6-17. LSRX Output De-emphasis

Table 6-18. LS_SERDES_CONTROL_3

[TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 6-19. LS_EQ Serdes Equalization

Table 6-20. HS_OVERLAY_CONTROL

Register Address:0x0A Default:0x0500

Product Folder Links: [TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

1 \vert LS_INVALID_CODE_ \vert 0 = LOSx pin does not reflect LS Serdes lane invalid code condition (Default 1'b0) RW
OVERLAY 1 = Allows LS serdes lane invalid code condition to be reflected on LOSx pin

 0 | LS_LOS_OVERLAY | 0 = LOSx pin does not reflect LS Serdes lane Loss of signal condition (Default 1'b0) | RW

pin

 $1 =$ Allows LS serdes lane loss of synchronization condition to be reflected on LOSx

 1 = Allows LS serdes lane invalid code condition to be reflected on LOSx pin

1 = Allows LS serdes lane Loss of signal condition to be reflected on LOSx pin

Table 6-21. LS_TP_OVERLAY_CONTROL

Bit(s) Name Description Access 15 | LS_RX_OVERSAMPLING | 0 = Disable LS lane oversampling on receive path (Default 1'b0) | RW 1 = Enable LS lane oversampling on receive path 14 | LS_TX_OVERSAMPLING | 0 = Disable LS lane oversampling on transmit path (Default 1'b0) | RW

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 6-22. HS_TP_CONTROL

Table 6-23. CLK_SEL_CONTROL

[TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

Texas
Instruments

SLLSEE7 –NOVEMBER 2013 **www.ti.com**

Table 6-24. RESET_CONTROL

(1) After reset bit is set to one, it automatically sets itself back to zero on the next MDC clock cycle.

EXAS NSTRUMENTS

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 6-25. CHANNEL_STATUS_1

Table 6-26. HS_ERROR_COUNTER

Table 6-27. LS_LN_ERROR_COUNTER

Texas
Instruments

Table 6-28. LS_STATUS_1(1)

(1) This is per lane status register. Lane can be selected through LS_LN_CFG[14:12] (Register 0x06)

Table 6-29. HS_STATUS_1

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 6-30. CLK_CONTROL

Table 6-31. SKEW_CONFIG_CONTROL

EXAS ISTRUMENTS

SLLSEE7 –NOVEMBER 2013 **www.ti.com**

Table 6-32. HS_ALIGN_CODE_CONTROL

Table 6-33. BIT_LM_CONTROL

Table 6-34. LS_TXFIFO_CONTROL

Table 6-35. LN_DATA_SRC_CONTROL

(1) Default for ln0 is 0x3020, ln1 is 0x3121, ln2 is 0x3222, ln 3 is 0x3323

Texas **NSTRUMENTS**

[TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 6-35. LN_DATA_SRC_CONTROL (continued)

Table 6-36. LS_CH_CONTROL_1

EXAS NSTRUMENTS

Table 6-37. HS_CH_CONTROL_1

Table 6-38. EXT_ADDRESS_CONTROL

Table 6-39. EXT_ADDRESS_DATA

Table 6-40. VS_TX_MARKER_SEARCH_CHAR

[TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 6-41. VS_TX_MARKER_REPLACE_CHAR

Table 6-42. VS_RX_MARKER_SEARCH_CHAR

Table 6-43. VS_RX_MARKER_REPLACE_CHAR

Table 6-44. VS_TX_IDLE_P_CHAR

Table 6-45. VS_TX_IDLE_N_CHAR

Table 6-46. VS_RX_IDLE_P_CHAR

Table 6-47. VS_RX_IDLE_N_CHAR

Table 6-48. VS_TX_SCR_CONTROL

Table 6-49. VS_TX_SCR_SEED_CONTROL_1

Table 6-50. VS_TX_SCR_SEED_CONTROL_0

Table 6-51. VS_TX_SCR_POLY_CONTROL_1

Table 6-52. VS_TX_SCR_POLY_CONTROL_0

Table 6-53. VS_RX_DESCR_CONTROL

Table 6-54. VS_RX_DESCR_SEED_CONTROL_1

Table 6-55. VS_RX_DESCR_SEED_CONTROL_0

[TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 6-56. VS_RX_DESCR_POLY_CONTROL_1

Table 6-57. VS_RX_DESCR_POLY_CONTROL_0

Table 6-58. MC_AUTO_CONTROL

Table 6-59. VS_LS_TX_ERROR_CODE

Table 6-60. VS_LS_RX_ERROR_CODE

Table 6-61. VS_HS_RX_ERROR_CODE

Table 6-62. TI_RESERVED_STATUS

Texas
Instruments

SLLSEE7 –NOVEMBER 2013 **www.ti.com**

Table 6-63. LT_LINK_PARTNER_CONTROL

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 6-64. LT_LINK_PARTNER_STATUS

Table 6-65. LT_LOCAL_DEVICE_CONTROL(1) (2) (3)

(1) This register values reflects muxed version of the controls coming from search algorithm

(2) These bits are RW during manual search mode

(3) These bits are RW during manual search mode

Table 6-66. LT_LOCAL_DEVICE_STATUS

NSTRUMENTS

EXAS

Texas
Instruments

www.ti.com SLLSEE7 –NOVEMBER 2013

Table 6-67. TI_Reserved Control and Status Registers

7 ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground (VSS).

7.2 Recommended Operating Conditions

7.3 High Speed Side Serial Transmitter Characteristics

(1) Differential input return loss, SDD22 = $9 - 12 \log_{10}(f / 2500 MHz)$ dB

(2) Common-mode output return loss, SDD22 = $6 - 12 \log_{10}(f / 2500 \text{MHz})$ dB

Figure 7-1. Transmit Output Waveform Parameter Definitions

h₁ = TWPOST1 (0% \geq -37.5% for typical application) setting

 $h_0 = 1 - |h_1| - |h_4|$

 $V_{0/0}$ = Output Amplitude with TWPRE = 0%, TWPOST = 0%.

 V_{ss} = Steady State Output Voltage = $V_{0/0}$ * | $h_1 + h_0 + h_{.1}$ |

 V_{pre} = PreCursor Output Voltage = $V_{0/0}$ * | -h₁ – h₀ + h₋₁|

 V_{pst} = PostCursor Output Voltage = V_{00} * | - h₁ + h₀ + h₋₁|

Figure 7-2. Pre/Post Cursor Swing Definitions

[TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

www.ti.com SLLSEE7 –NOVEMBER 2013

7.4 High Speed Side Serial Receiver Characteristics

(1) Differential input return loss, SDD11 = $8 - 16.6 \log_{10}(f / (0.75 \times \text{[Serial Bit Rate]})) dB$

Figure 7-3. Fitted Channel Attenuation Limit

[TLK10022](http://www.ti.com/product/tlk10022?qgpn=tlk10022)

SLLSEE7 –NOVEMBER 2013 **www.ti.com**

Texas
Instruments

7.5 Low Speed Side Serial Transmitter Characteristics

7.6 Low Speed Side Serial Receiver Characteristics

7.7 Reference Clock Characteristics (REFCLK0P/N, REFCLK1P/N)

7.8 Differential Output Clock Characteristics (CLKOUTA/BP/N)

EXAS ISTRUMENTS

7.9 LVCMOS Electrical Characteristics (VDDO)

7.10 MDIO Timing Requirements

over recommended operating conditions (unless otherwise noted)

Figure 7-4. MDIO Read/Write Timing

7.11 JTAG Timing Requirements

over recommended operating conditions (unless otherwise noted)

www.ti.com SLLSEE7 –NOVEMBER 2013

Figure 7-5. JTAG Timing

7.12 Power Sequencing Guidelines

The TLK10022 allows either the core or I/O power supply to be powered up for an indefinite period of time while the other supply is not powered up, if all of the following conditions are met:

- 1. All maximum ratings and recommending operating conditions are followed
- 2. Bus contention while 1.5/1.8V power is applied (>0V) must be limited to 100 hours over the projected lifetime of the device.
- 3. Junction temperature is less than 105°C during device operation. Note: Voltage stress up to the absolute maximum voltage values for up to 100 hours of lifetime operation at a junction temperature of 105°C or lower will minimally impact reliability.

The TLK10022 LVCMOS inputs are not failsafe (i.e. cannot be driven with the I/O power disabled). TLK10022 inputs should not be driven high until their associated power supplies are active.

8 MECHANICAL AND THERMAL DATA

8.1 Package Thermal Dissipation Ratings

[Table 8-1](#page-59-0) detail the thermal characteristics of the TLK10022 package.

Table 8-1. Package Thermal Characteristics

(1) Custom Typical Application Board Characteristics:

- 10x15 inches
- 12 layer
	- 8 power/ground layers 95% copper (1oz)
	- \bullet 4 signal layers 20% copper (1oz)
- $\Psi_{JB} = (T_J T_B)/(Total$ Device Power Dissipation)
	- $T_J =$ Device Junction Temperature
		- T_B = Temperature of PCB 1 mm from device edge.

 $\Psi_{\text{JT}} = (T_J - T_C)/(Total$ Device Power Dissipation)

- T_J = Device Junction Temperature
- T_{C} = Hottest temperature on the case of the package.

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS

www.ti.com 5-Jan-2022

PACKAGE MATERIALS INFORMATION

TRAY

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

CTR (S-PBGA-N144)

PLASTIC BALL GRID ARRAY

NOTES:

- A. B. This drawing is subject to change without notice.
- C. Flip chip application only.
- D. Pb-free die bump and solder ball.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated