

www.ti.com SLLS924-DECEMBER 2008

5-V Dual TTL-to-Differential PECL Translator

FEATURES

- 1.1-ns (max) Propagation Delay
- Operating Range: V_{CC} = 4.2V to 5.7V with GND = 0 V
- < 50-ps (typ) Output-to-Output Skew
- Built-In Temperature Compensation
- Drop-In Compatible to the MC10ELT22, MC100ELT22

APPLICATIONS

- Data and Clock Transmission Over Backplane
- Signaling Level Conversion for Clock or Data

DESCRIPTION

The SN65ELT22 is a dual TTL-to-differential PECL translator. It operates on +5-V supply and ground only. The output is undetermined when the inputs are left floating. The low output skew makes the device an ideal solution for clock or data signal translation.

The SN65ELT22 is housed in an industry standard SOIC-8 package and is also available in an optional TSSOP-8 package.

PIN ASSIGNMENT

D or DGK PACKAGE (TOP VIEW)




Table 1. Pin Descriptions

PIN	FUNCTION
D ₀ , D ₁	TTL inputs
$Q_0, \overline{Q}_0, Q_1, \overline{Q}_1$	PECL outputs
V _{CC}	Positive supply
GND	Ground

ORDERING INFORMATION(1)

PART NUMBER	T NUMBER PART MARKING PACKAGE			
SN65ELT22D	SN65ELT22	SOIC	NiPdAu	
SN65ELT22DGK	SN65ELT22	SOIC-TSSOP	NiPdAu	

(1) Leaded device options are not initially available; contact a sales representative for further details



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLS924-DECEMBER 2008 www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS(1)

PARAMETER	CONDITIONS	VALUE	UNIT
Absolute PECL mode supply voltage, V _{CC}	GND = 0 V	6	V
Input voltage, V _{IN}	GND = 0 V	$GND + 0.025 < V_{IN} < V_{CC} - 0.025$	V
Output ourrent	Continuous	50	m 1
Output current	Surge	100	mA
Operating temperature range		-40 to 85	°C
Storage temperature range		-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

POWER DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	POWER RATING T _A < 25°C (mW)	THERMAL RESISTANCE, JUNCTION-TO-AMBIENT NO AIRFLOW	DERATING FACTOR T _A > 25°C (mW/°C)	POWER RATING T _A = 85°C (mW)
2010	Low-K	719	139	7	288
SOIC	High-K	840	119	8	336
COIC TECOR	Low-K	469	213	5	188
SOIC-TSSOP	High-K	527	189	5	211

THERMAL CHARACTERISTICS

	PARAMET	TER	MIN	TYP	MAX	UNIT
0	lunction to board thormal registance	SOIC		79		°C/W
θ_{JB}	Junction-to-board thermal resistance	SOIC-TSSOP		120		-C/VV
0	lunction to open thermal registance	SOIC		98		°C/M
θ_{JC}	Junction-to-case thermal resistance	SOIC-TSSOP		74		°C/W

KEY ATTRIBUTES

CHARACTERISTICS		VALUE		
Moisture sensitivity level		Level 1		
Flammability rating (oxygen index: 28 to	ex: 28 to 34) UL 94 V-0 at 0.125 in			
, 5(1) / 31	Human body model	4 kV		
Electrostatic discharge	Charge device model	2 kV		
	Machine model	200 V		
Meets or exceeds JEDEC Spec EIA/JES	D78 latchup test			

Submit Documentation Feedback

Copyright © 2008, Texas Instruments Incorporated

www.ti.com SLLS924-DECEMBER 2008

PECL DC CHARACTERISTICS

At $V_{CC} = 5.0 \text{ V}$, GND = 0.0 V (unless otherwise noted)⁽¹⁾⁽²⁾

PARAMETER		TEST CONDITIONS	T _A = -40°C			T _A = 25°C			T _A = 85°C			UNIT
	FARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONIT
I _{CC}	Power supply current			17.3	20		18.2	20		19.4	22	mA
V _{OH}	High-level output voltage	See (3)	3915	3954	4120	3915	3958	4120	3915	3961	4120	mV
V_{OL}	Low-level output voltage	See (3)	3170	3236	3380	3170	3231	3380	3170	3229	3380	mV

- (1) The device meets the specifications after thermal balance has been established when mounted in a socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
- (2) Input and output parameters vary 1:1 with V_{CC} . V_{CC} can vary +0.7 V /-0.8 V.
- Outputs are terminated through a 50- Ω resistor to V_{CC} 2.0 V.

TTL DC CHARACTERISTICS

At V_{CC} = 4.2 V to 5.7 V, T_A = -40°C to 85°C (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
I_{IH}	High-level input current	$V_{IN} = 2.7 \text{ V}, V_{IN} = (V_{CC} - 0.025) \text{ V}$		20	μΑ
I_{IHH}	High-level input current	$V_{IN} = V_{CC}$		20	μΑ
$I_{\rm IL}$	Low-level input current	$V_{IN} = 0.5 \text{ V}, V_{IN} = (GND + 0.025) \text{ V}$		-200	μΑ
V_{IK}	Input clamp diode voltage	$I_{IN} = -18 \text{ mA}$		-1.2	V
V_{IH}	High-level input voltage		2.0	Vcc- 0.025	V
V_{IL}	Low-level input voltage		GND + 0.025	0.8	V

⁽¹⁾ The device meets the specifications after thermal balance has been established when mounted in a socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously

AC CHARACTERISTICS

At $V_{CC} = 4.2 \text{ V}$ to 5.7 V, GND = 0.0 V (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	T _A = -40°C			T _A = 25°C			T,	С	UNIT	
	PANAMETEN	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
f _{MAX}	Max switching frequency ⁽²⁾ , see Figure 5			500			490			470		MHz
t _{PLH}	Dranagation delay time	1.5 V to 50%	0.6	0.83	1.1	0.6	0.84	1.1	0.6	0.85	1.1	no
t _{PHL}	Propagation delay time	1.5 V to 50%	0.5		0.9	0.5		0.9	0.5		0.9	ns
	Within device skew	See ⁽³⁾		25	90		25	90		25	90	no
t _{SKEW}	Device-to-device skew	See (4)		25	100		25	100		25	100	ps
t _{JITTER}	Random clock jitter (RMS)				0.5			0.5			0.5	ps
t_r/t_f	Output rise/fall times	Q (20%-80%)	0.7		1.1	0.7		1.1	0.7		1.1	ns

⁽¹⁾ The device meets the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- (2) Maximum switching frequency measured at output amplitude of 300 mV_{pp}.
- (3) Measured between outputs under the identical transitions and conditions on any one device.
- (4) Device-to-device skew for identical transitions at identical V_{CC} levels.

Copyright © 2008, Texas Instruments Incorporated

SLLS924-DECEMBER 2008 www.ti.com



Typical Termination for Output Driver




Figure 1. Typical Termination for Driver




Figure 2. Output Propagation Delay




Figure 3. Output Rise and Fall Times

www.ti.com SLLS924-DECEMBER 2008




Figure 4. Device Skew




Figure 5. Output Amplitude vs. Frequency





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65ELT22D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ELT22	Samples
SN65ELT22DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SIPI	Samples
SN65ELT22DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SIPI	Samples
SN65ELT22DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ELT22	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65ELT22DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65ELT22DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65ELT22DGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
SN65ELT22DR	SOIC	D	8	2500	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65ELT22D	D	SOIC	8	75	506.6	8	3940	4.32
SN65ELT22DGK	DGK	VSSOP	8	80	330.2	6.6	3005	1.88

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated