

## LC3564B, BS, BM, BT-70/10

## 64K (8192-word $\times$ 8-bit) SRAM with $\overline{\text{OE}}$ , $\overline{\text{CE1}}$ , and CE2 Control Pins

#### Overview

The LC3564B, LC3564BS, LC3564BM, and LC3564BT are 8192-word × 8-bit asynchronous silicon gate CMOS SRAMs. These are full CMOS type SRAMs that adopt a six-transistor memory cell and feature fast access times, low operating power dissipation, and an ultralow standby current. These SRAMs provide three control signal inputs: an OE input for high-speed memory access, and two chip enable lines,  $\overline{CE1}$  and CE2, for low power mode and device selection. These means that these SRAMs area ideal for systems that require low power and battery backup, and that they support easy memory expansion. The ultralow standby current that is a feature of these SRAMs allows them to be used with capacitor backup as well. Since these SRAMs support 3-V operation, they are also appropriate for use in portable battery operated systems.

#### **Features**

Supply voltage range: 2.7 to 5.5 V
 In 5-V operation mode: 5.0 V ±10%
 In 3-V operation mode: 3.0 V ±10%

- Address access time (t<sub>AA</sub>)
  - In 5-V operation mode:
     LC3564B, BS, BM, and BT-70: 70 ns (max)
     LC3564B, BS, BM, and BT-10: 100 ns (max)
  - In 3-V operation mode:
     LC3564B, BS, BM, and BT-70: 200 ns (max)
     LC3564B, BS, BM, and BT-10: 500 ns (max)
- · Ultralow standby current
  - In 5-V operation mode: 1.0  $\mu$ A (Ta ≤ 70°C),

 $3.0 \,\mu A \,(Ta \le 85^{\circ}C)$ 

— In 3-V operation mode:  $0.8 \mu A$  (Ta  $\leq 70^{\circ}$ C), 2.5  $\mu A$  (Ta  $\leq 85^{\circ}$ C)

- Operating temperature range
  - In 5-V operation mode: -40 to 85°C
  - In 3-V operation mode: –40 to 85°C
- Data retention supply voltage: 2.0 to 5.5 V
- All input and output levels:
  - In 5-V operation mode: TTL compatible levels
  - In 3-V operation mode:  $V_{CC}$  –0.2 V/0.2 V


- Three control inputs:  $\overline{OE}$ ,  $\overline{CE1}$ , and CE2
- Shared input and output pins, three-state outputs
- · No clock required
- · Packages

28-pin DIP (600 mil) plastic package: LC3564B 28-pin DIP (300 mil) plastic package: LC3564BS 28-pin SOP (450 mil) plastic package: LC3564BM 28-pin TSOP (8 × 13.4 mm) plastic package: LC3564BT

## **Package Dimensions**


unit: mm

#### 3012A-DIP28 (600 mil)




unit: mm

#### 3133-DIP28 (300 mil)




unit: mm

#### 3187-SOP28





unit: mm

## 3221-TSOP28 (type I)




## **Pin Assignments**





#### **Block Diagram**



#### **Pin Functions**

A0 to A12	Address inputs
WE	Read/write control input
ŌĒ	Output enable input
CE1, CE2	Chip enable inputs
I/O1 to I/O8	Data I/O
V <sub>CC</sub> , GND	Power supply and ground

#### **Function Table**

Mode	CE1	CE2	ŌE	WE	I/O	Supply current
Read cycle	L	Н	L	Н	Data output	I <sub>CCA</sub>
Write cycle	L	Н	Х	L	Data input	I <sub>CCA</sub>
Output disable	L	Н	Н	Н	High impedance	I <sub>CCA</sub>
Not selected	Н	Х	Х	Х	High impedance	Iccs
Not selected	Х	L	Х	Х	High impedance	Iccs

X : H or L

## **Specifications**

## Absolute Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		7.0	V
Input voltage	V <sub>IN</sub>		-0.3* to V <sub>CC</sub> + 0.3	V
I/O voltage	V <sub>I/O</sub>		$-0.3$ to $V_{CC} + 0.3$	V
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Note: For pulse widths less than 30 ns: -3.0 V

## Input and Output Capacitances at $Ta = 25^{\circ}C$ , f = 1 MHz

Parameter	Symbol	Conditions		Ratings		Unit
Faranielei	Symbol	Conditions	min	typ	max	Ullit
I/O pin capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V		6	10	pF
Input pin capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V		6	10	pF

Note: These parameters are sampled, and are not measured for every unit.

## [5-V Operation]

## DC Allowable Operating Ranges at $Ta = -40 \ to \ +85^{\circ}C, \ V_{CC} = 4.5 \ to \ 5.5 \ V$

Parameter	Symbol	mbol Conditions		Unit		
Faianetei	Symbol	Conditions	min	typ	max	Offic
Supply voltage	V <sub>CC</sub>		4.5	5.0	5.5	V
Input voltage	V <sub>IH</sub>		2.2		V <sub>CC</sub> + 0.3	V
Input voltage	V <sub>IL</sub>		-0.3*		+0.8	V

Note: For pulse widths less than 30 ns: -3.0 V

## DC Electrical Characteristics at $Ta = -40~to~+85^{\circ}C,\,V_{CC} = 4.5~to~5.5~V$

Param	otor	Cumbal	Conditions			Ratings		Unit		
Param	eter	Symbol			min	typ *	max	UIII		
Input leakage current		I <sub>LI</sub>	V <sub>IN</sub> = 0 to V <sub>CC</sub>				-1.0		+1.0	μA
I/O leakage current		I <sub>LO</sub>	$V_{\overline{CE1}} = V_{IH} \text{ or } V_{CE2} = V_{WE} = V_{IL}, V_{I/O} = 0 \text{ to}$		V <sub>OE</sub> = \	/ <sub>IH</sub> or	-1.0		+1.0	μА
Output high-level voltage		V <sub>OH</sub>	$I_{OH} = -1.0 \text{ mA}$				2.4			V
Output low-level voltage		V <sub>OL</sub>	I <sub>OL</sub> = 2.0 mA						0.4	V
		I <sub>CCA1</sub>	$V_{\overline{CE1}} \le 0.2 \text{ V}, V_{CE2} \ge I_{I/O} = 0 \text{ mA}, V_{IN} \le 0.2 \text{ M}$		0.2 V,	Ta ≤ 70°C		0.01	1.0	μΑ
	V <sub>CC</sub> – 0.2 V/0.2 V	I CCAT	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$			Ta ≤ 85°C			3.0	
	inputs								35	mA
		I <sub>CCA4</sub>	$V_{CE2} \ge V_{CC} - 0.2 \text{ V},$ $I_{I/O} = 0 \text{ mA},$ cycle LC3564B,BS,BM,BT-10				30	1117		
0				1 µs c	ycle			4		mA
Operating supply current		I <sub>CCA2</sub>	$V_{\overline{CE1}} = V_{IL}, V_{CE2} = V_{IN}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	/ <sub>IH</sub> , I <sub>I/O</sub>	= 0 mA,				7	mA
	TTL inputs		V <sub>CE1</sub> = V <sub>IL</sub> ,	min	LC3564E	3,BS, BM, BT-70			40	mA
		I <sub>CCA3</sub>	$V_{CE2} = V_{IH},$ $I_{I/O} = 0 \text{ mA},$		LC3564	B,BS,BM,BT-10			35	11,7 (
			DUTY = 100% 1 µs cycle				7		mA	
Standby mode supply	V <sub>CC</sub> – 0.2 V/0.2 V	I <sub>CCS1</sub>	$V_{CE2} \le 0.2 \text{ V or}$ $V_{\overline{CE1}} \ge V_{CC} - 0.2 \text{ V}$ $V_{CE2} \ge V_{CC} - 0.2 \text{ V}$			Ta ≤ 70°C		0.01	1.0	μA
current	inputs	.0031				Ta ≤ 85°C			3.0	. ·
	TTL inputs	I <sub>CC2</sub>	V <sub>CE2</sub> = V <sub>IL</sub> or V <sub>CE1</sub> =	· V <sub>IH</sub> , V <sub>I</sub>	N = 0 to	V <sub>CC</sub>			2.0	mA

Note \*: Reference values at  $V_{CC} = 5 \text{ V}$ ,  $Ta = 25^{\circ}C$ 

## LC3564B, BS, BM, BT-70/10

## AC Electrical Characteristics at $Ta = -40~to~+85^{\circ}C,\,V_{CC} = 4.5~to~5.5~V$

Parameter	Conditions					
[AC Test Conditions]						
Input pulse voltage	$V_{IH} = 2.4 \text{ V}, V_{IL} = 0.6 \text{ V}$					
Input rise and fall times	5 ns					
Input and output timing level	1.5 V					
Output load	LC3564B, BS, BM, and BT-70: 30 pF + 1 TTL gate (Including the jig capacitance.)					
Cuput loud	LC3564B, BS, BM, and BT-10: 100 pF + 1 TTL gate (Including the jig capacitance.)					

## **Read Cycle**

Parameter	Symbol	-7	0	-10	0	Unit
		min	max	min	max	
Read cycle time	t <sub>RC</sub>	70		100		ns
Address access time	t <sub>AA</sub>		70		100	ns
CE1 access time	t <sub>CA1</sub>		70		100	ns
CE2 access time	t <sub>CA2</sub>		70		100	ns
OE access time	t <sub>OA</sub>		35		50	ns
Output hold time	t <sub>OH</sub>	10		10		ns
CE1 output enable time	t <sub>COE1</sub>	10		10		ns
CE2 output enable time	t <sub>COE2</sub>	10		10		ns
OE output enable time	t <sub>OOE</sub>	5		5		ns
CE1 output disable time	t <sub>COD1</sub>		30		35	ns
CE2 output disable time	t <sub>COD2</sub>		30		35	ns
OE output disable time	t <sub>OOD</sub>		25		25	ns

## Write Cycle

Parameter	Symbol	-7	0	-1	0	Unit
		min	max	min	max	
Write cycle time	t <sub>WC</sub>	70		100		ns
Address setup time	t <sub>AS</sub>	0		0		ns
Write pulse width	t <sub>WP</sub>	50		55		ns
CE1 setup time	t <sub>CW1</sub>	60		65		ns
CE2 setup time	t <sub>CW2</sub>	60		65		ns
Write recovery time	t <sub>WR</sub>	0		0		ns
CE1 write recovery time	t <sub>WR1</sub>	0		0		ns
CE2 write recovery time	t <sub>WR2</sub>	0		0		ns
Data setup time	t <sub>DS</sub>	35		40		ns
Data hold time	t <sub>DH</sub>	0		0		ns
CE1 data hold time	t <sub>DH1</sub>	0		0		ns
CE2 data hold time	t <sub>DH2</sub>	0		0		ns
WE output enable time	t <sub>WOE</sub>	5		5		ns
WE output disable time	t <sub>WOD</sub>		30		35	ns

## [3-V Operation]

## DC Allowable Operating Ranges at $Ta = -40 \ to \ +85^{\circ}C, \ V_{CC} = 2.7 \ to \ 3.3 \ V$

Parameter	Cumbal	Symbol Conditions		Unit		
raianietei	Symbol	Conditions	min	typ	max	Ullit
Supply voltage	V <sub>CC</sub>		2.7	3.0	3.3	V
lanut voltage	V <sub>IH</sub>		V <sub>CC</sub> - 0.2		V <sub>CC</sub>	V
Input voltage	V <sub>IL</sub>		0		0.2	V

## DC Electrical Characteristics at $Ta = -40 \ to \ +85^{\circ}C, \ V_{CC} = 2.7 \ to \ 3.3 \ V$

Parameter		Cumbal	Con	ditions				Ratings		Unit
Param	etei	Symbol	Con	iditions			min	typ *	max	Unit
Input leakage current		ILI	V <sub>IN</sub> = 0 to V <sub>CC</sub>				-1.0		+1.0	μΑ
I/O leakage current		I <sub>LO</sub>	$V_{\overline{CE1}} = V_{IH}$ or $V_{CE2} = V_{IL}$ or $V_{\overline{OE}} = V_{IH}$ or $V_{\overline{WE}} = V_{IL}$ , $V_{I/O} = 0$ to $V_{CC}$		-1.0		+1.0	μΑ		
Output high-level voltage		V <sub>OH</sub>	$I_{OH} = -0.5 \text{ mA}$				V <sub>CC</sub> – 0.2			V
Output low-level voltage		V <sub>OL</sub>	I <sub>OL</sub> = 1.0 mA				0.2	V		
			$V_{CE1} \le V_{IL}, V_{CE2} \ge V_{II}$ $I_{I/O} = 0 \text{ mA}, V_{IN} \le V_{II}$			Ta ≤ 70°C		0.01	0.8	μA
	.,	I <sub>CCA1</sub>	$V_{IN} \ge V_{IH}$	_ 01		Ta ≤ 85°C			2.5	μΑ
Operation supply current	V <sub>CC</sub> – 0.2 V/0.2 V		$V_{\overline{CE1}} \le V_{IL}$	min	LC3564B	,BS, BM, BT-70			20	mA
	inputs	I <sub>CCA4</sub>	$V_{CE2} \ge V_{IH},$ $I_{I/O} = 0 \text{ mA},$	cycle	LC3564B	B,BS,BM,BT-10			10	''''
			DUTY = 100% 1 µs cycle			3		mA		
Standby mode supply	V <sub>CC</sub> – 0.2 V/0.2 V	lassi	1,,		Ta ≤ 70°C		0.01	0.8	μA	
current	current innuits i soo.		VCE1 ≥ VIH VCE2 ≥ VIH	$V_{\overline{CE1}} \ge V_{IH}$ $V_{CE2} \ge V_{IH}$ $Ta \le 85^{\circ}C$		Ta ≤ 85°C			2.5	μΑ

Note \*: Reference values at V<sub>CC</sub> = 3 V, Ta = 25°C

## LC3564B, BS, BM, BT-70/10

## AC Electrical Characteristics at $Ta = -40~to~+85^{\circ}C,\,V_{CC}$ = 2.7 to 3.3 V

Parameter	Conditions			
[AC Test Conditions]				
Input pulse voltage	$V_{IH} = V_{CC} - 0.2 \text{ V}, V_{IL} = 0.2 \text{ V}$			
Input rise and fall times 10 ns				
Input and output timing level	1.5 V			
Output load	LC3564B, BS, BM, BT-70 : 30pF (Including the jig capacitance.)			
- Guiput loud	LC3564B, BS, BM, BT-10 : 100pF (Including the jig capacitance.)			

## **Read Cycle**


Parameter		LC3564B, BS, BM, BT				
	Symbol	-70		-10		Unit
		min	max	min	max	
Read cycle time	t <sub>RC</sub>	200		500		ns
Address access time	t <sub>AA</sub>		200		500	ns
CE1 access time	t <sub>CA1</sub>		200		500	ns
CE2 access time	t <sub>CA2</sub>		200		500	ns
OE access time	t <sub>OA</sub>		100		250	ns
Output hold time	tон	20		20		ns
CE1 output enable time	t <sub>COE1</sub>	20		20		ns
CE2 output enable time	t <sub>COE2</sub>	20		20		ns
OE output enable time	tooe	10		10		ns
CE1 output disable time	t <sub>COD1</sub>		60		120	ns
CE2 output disable time	t <sub>COD2</sub>		60		120	ns
OE output disable time	toop		50		100	ns

## Write Cycle


Parameter	Symbol	LC3564B, BS, BM, BT				
		-70		-10		Unit
		min	max	min	max	
Write cycle time	t <sub>WC</sub>	200		500		ns
Address setup time	t <sub>AS</sub>	0		0		ns
Write pulse width	t <sub>WP</sub>	140		200		ns
CE1 setup time	t <sub>CW1</sub>	150		250		ns
CE2 setup time	t <sub>CW2</sub>	0		250		ns
Write recovery time	t <sub>WR</sub>	0		0		ns
CE1 write recovery time	t <sub>WR1</sub>	0		0		ns
CE2 write recovery time	t <sub>WR2</sub>	130		0		ns
Data setup time	t <sub>DS</sub>	0		180		ns
Data hold time	t <sub>DH</sub>	0		0		ns
CE1 data hold time	t <sub>DH1</sub>	0		0		ns
CE2 data hold time	t <sub>DH2</sub>	10		0		ns
WE output enable time	twoE			10		ns
WE output disable time	t <sub>WOD</sub>		60		120	ns

## **Timing Charts**


## Read Cycle \*1



## Write Cycle (1): WE Write \*6




## Write Cycle (2): CE1 Write \*6



A05777

#### Write Cycle (3): CE2 Write \*6



A05778

Notes: 1. Hold  $\overline{\text{WE}}$  high during the read cycle.

- Applications must not apply reverse phase signals to the D<sub>OUT</sub> pins when those pins are in the output state.
   The time tWP is the period when CE1 and WE are low and CE2 is high, and is defined as the time from the fall of WE until either CE1 or WE rises,
- 3. The time tWP is the period when CE1 and WE are low and CE2 is high, and is defined as the time from the fall of WE until either CE1 or WE rises, or CE2 falls, whichever occurs first.
- 4. The times t<sub>CW1</sub> and t<sub>CW2</sub> are periods when  $\overline{\text{CE1}}$  and  $\overline{\text{WE}}$  are low and CE2 is high. They are defined as the times from the fall of  $\overline{\text{CE1}}$  or the rise of CE2 to the rise of  $\overline{\text{CE1}}$  and  $\overline{\text{WE}}$ , or the fall of CE2, whichever occurs first.
- 5. The  $D_{OUT}$  pins will be in the high-impedance state if either  $\overline{OE}$  is high,  $\overline{CE1}$  is high, CE2 is low, or  $\overline{WE}$  is low.
- 6. OE must be held either at V<sub>IH</sub> or V<sub>IL</sub> during the write cycle.
- 7. The D<sub>OUT</sub> pins have the same phase as the write cycle write data.

#### Data Retention Characteristics at $Ta = -40 \text{ to } +85^{\circ}\text{C}$


Parameter	Symbol	Conditions		Ratings			Unit
Farameter	Symbol			min	typ	max	Offic
Data retention supply voltage	V <sub>DR</sub>	$V_{CE2} \le 0.2 \text{ V or}$ $V_{\overline{CE1}} \ge V_{CC} - 0.2 \text{ V}, V_{CE2} \ge V_{CC} - 0.2 \text{ V}$		2.0		5.5	μA
Data retention supply current	I <sub>CCDR</sub>	or $V_{\overline{CE1}} \ge V_{CC} - 0.2 \text{ V}$ ,	Ta ≤ 70°C			0.8	
			Ta ≤ 85°C			2.5	μΑ
Chip enable setup time	t <sub>CDR</sub>			0			ns
Chip enable hold time	t <sub>R</sub>			t <sub>RC</sub> *			ns

Note \*:  $t_{RC}$  is the read cycle time.

#### Data Retention Waveforms (1): CE1 Control

# VCC VCCL\* VIH VDR VCE1 VCE1 VCC + VCC + VCC - 0.2V

#### Data Retention Waveforms (2): CE2 Control



Note \*:In 5-V operation: 4.5 V In 3-V operation: 2.7 V

#### **Notes on Circuit Design**

When actually design a circuit using these devices, take the following points into consideration and design the circuit so that none of the maximum rating items are ever exceeded.

- Variations in the supply voltage
- Variations in the electrical characteristics of components such as semiconductor devices, resistors, and capacitors.
- Ambient temperature
- · Variations in input and clock signals
- Possible application of abnormal pulses

Also, these devices must be operated within the ranges stipulated in the allowable operating ranges.

If CMOS IC input pins are left open, intermediate potential input voltages may occur leading to incorrect operation due to through currents or other phenomenon. Applications must handle unused input pins appropriately.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 1998. Specifications and information herein are subject to change without notice.