RENESAS

NOT RECOMMENDED FOR NEW DESIGNS RECOMMENDED REPLACEMENT PART ISL9021A

DATASHEET

ISL9021

250mA Single LDO with Low $\mathrm{I}_{\mathrm{Q}},$ Low Noise and High PSRR LDO

FN6867 Rev 2.00 January 14, 2010

The ISL9021 is a single LDO providing high performance low input voltage, high PSRR. It delivers guaranteed continuous 250mA load current and is stable with 1µF to 4.7µF of output capacitance (±30%) with an ESR range of 5m Ω to 400m Ω .

The input voltage range for the ISL9021 is between 1.5V to 5.5V and the output voltage comes in many fixed voltage options with \pm 1.8% accuracy over temperature, line and load ranges. Other output voltage within the range of 0.9V to 3.3V may be available upon request. The ISL9021 has typical PSRR of 75dB @ 10kHz and 50dB @ 1MHz.

The reverse current protection feature prevents current from flowing back to the power source when the output voltage is pulled higher than the input.

The ISL9021 is offered in tiny 4-bump 1.155mmx0.975mm WLCSP and 1.6mmx1.6mm 6 Ld $\mu TDFN$ packages.


Pinouts



۱

VIN	1	6	vo
NC	2	5	NC
EN	3	4	GND





Features

- High Performance LDO with 250mA guaranteed continuous output current
- Input Voltage Range: 1.5V to 5.5V
- Output Voltage Range: 0.9V to 3.3V
- High PSRR: 75dB @ 10kHz, 50dB @ 1MHz
- Low Quiescent Current: 35µA
- Dropout Voltage: <150mV @ 250mA
- Stable with 1µF to 4.7µF Output Capacitance (±30%) with an ESR range of 5m Ω to 400m Ω
- ±1.8% Output Accuracy Over-Temperature/Load/Line
- Soft-start Limits Input Current Surge During Enable
- Current Limit and Overheat Protection
- -40°C to +85°C Operating Temperature Range
- Available in 1.155mmx0.975mm 4-bump WLCSP Package and 1.6mmx1.6mm 6 Ld µTDFN
- · Pb-free (RoHS compliant)

Applications

- · PDAs, Cell Phones and Smart Phones
- Portable Instruments, MP3 Players
- · Handheld Devices including Medical Handhelds



Ordering Information

PART NUMBER	PART MARKING	V _O Voltage (Note 2)	TEMP RANGE (°C)	PACKAGE Tape & Reel (Pb-free)	PACKAGE DWG. #
ISL9021II1Z-T (Notes 1, 3)	0211	1.1	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021II2Z-T (Notes 1, 3)	0212	2.1	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021II3Z-T (Notes 1, 3)	0213	1.3	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021II4Z-T (Notes 1, 3)	0214	1.0	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IIBZ-T (Notes 1, 3)	021B	1.5	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IICZ-T (Notes 1, 3)	021C	1.8	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IIFZ-T (Notes 1, 3)	021F	2.5	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IIGZ-T (Notes 1, 3)	021G	2.7	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IIJZ-T (Notes 1, 3)	021J	2.8	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IIKZ-T (Notes 1, 3)	021K	2.85	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IIMZ-T (Notes 1, 3)	021M	3.0	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IINZ-T (Notes 1, 3)	021N	3.3	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IIPZ-T (Notes 1, 3)	021P	1.85	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IIRZ-T (Notes 1, 3)	021R	2.6	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IISZ-T (Notes 1, 3)	021S	1.6	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IITZ-T (Notes 1, 3)	021T	1.9	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IIWZ-T (Notes 1, 3)	021W	1.2	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IIYZ-T (Notes 1, 3)	021Y	0.9	-40 to +85	4 Ball WLCSP	W2x2.4
SL9021IRU1Z-T (Notes 1, 4)	S1	1.1	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRU2Z-T (Notes 1, 4)	S9	2.1	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRU3Z-T (Notes 1, 4)	S3	1.3	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRU4Z-T (Notes 1, 4)	S0	1.0	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRUBZ-T (Notes 1, 4)	S4	1.5	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRUCZ-T (Notes 1, 4)	S6	1.8	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRUFZ-T (Notes 1, 4)	ТО	2.5	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRUGZ-T (Notes 1, 4)	T2	2.7	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRUJZ-T (Notes 1, 4)	Т3	2.8	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRUKZ-T (Notes 1, 4)	T4	2.85	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRUMZ-T (Notes 1, 4)	Т5	3.0	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRUNZ-T (Notes 1, 4)	R8	3.3	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRUPZ-T (Notes 1, 4)	S7	1.85	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRURZ-T (Notes 1, 4)	T1	2.6	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRUSZ-T (Notes 1, 4)	S5	1.6	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRUTZ-T (Notes 1, 4)	S8	1.9	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRUWZ-T (Notes 1, 4)	S2	1.2	-40 to +85	6 Ld µTDFN	L6.1.6x1.6
SL9021IRUYZ-T (Notes 1, 4)	R9	0.9	-40 to +85	6 Ld µTDFN	L6.1.6x1.6

NOTES:

1. Please refer to TB347 for details on reel specifications.

2. For other output voltages, contact Intersil Marketing.

3. These Intersil Pb-free WLCSP and BGA packaged products employ special Pb-free material sets; molding compounds/die attach materials and SnAgCu - e1 solder ball terminals, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free WLCSP and BGA packaged products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

4. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.



Absolute Maximum Ratings

Supply Voltage (VIN)+6	3.5V
All Other Pins	.3)V

Recommended Operating Conditions

Ambient Temperature Range (T _A)	40°C to +85°C
Supply Voltage (V _{IN})	1.5 to 5.5V

Thermal Information

Thermal Resistance (Typical, Note 5)	θ _{JA} (°C/W)
4 Ball WLCSP	135.64
6 Lead µTDFN	140
Junction Temperature Range40°	
Operating Temperature Range40	°C to +85°C
Storage Temperature Range65°	C to +150°C
Pb-Free Reflow Profile	e link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:

5. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.

Electrical Specifications	$T_A = -40^{\circ}C$ to +85°C; $V_{IN} = (V_O + 0.5V)$ to 5.5V with a minimum V_{IN} of 1.5V; $C_{IN} = 1\mu$ F; $C_O = 1\mu$ F; Parameters	
	with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits	
	established by characterization and are not production tested.	

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}		1.5		5.5	V
V _{UVLO+}	V _{IN} Rising		1.425	1.5	V
V _{UVLO-}	V _{IN} Falling	1.3	1.375		V
I _{DD}	Output Enabled; I _O = 0; V _{IN} = 1.5V to 5.5V		35	50	μA
I _{DDS}	V _{IN} = 5.5V, EN = Low, I _O = 0		0.1	1.0	μA
	$V_{IN} = V_O + 0.5V$ to 5.5V, $I_O = 1$ mA to 150mA, $T_J = +25^{\circ}C$	-0.8		+0.8	%
	$V_{IN} = V_O + 0.5V$ to 5.5V, $I_O = 1$ mA to 150mA, $T_J = -40^{\circ}$ C to $+125^{\circ}$ C	-1.8		+1.8	
I _{MAX}	Continuous	250			mA
I _{LIM}		260			mA
V _{DO}	I _O = 250mA; V _O > 1.8V		150	250	mV
T _{SD}			160		°C
			20		°C
l	1	1	I	1	
	V _{IN} = 4.5V, V _O = 3.3V @ 1kHz		60		dB
	V _{IN} = 4.5V, V _O = 3.3V @ 10kHz		75		dB
	V _{IN} = 4.5V, V _O = 3.3V @ 1MHz		50		dB
	V _{IN} = 4.2V, T _A = +25°C, BW = 10Hz to 100kHz, I _O = 10mA		8.5*V _O		μV_{RMS}
RISTICS	1	1	I	1	
t _{EN}	Time from assertion of the EN pin to when the output voltage reaches 95% of the V_O (nom)		250	600	μs
t _{SSR}	Slope of linear portion of LDO output voltage ramp during start-up		30	60	µs/V
;			1		
VIL				0.4	V
VIH		1.1			V
I _{IL,} I _{IH}				0.1	μA
	VIN VUVLO+ VUVLO- IDD IDDS IMAX ILIM VDO TSD TSD TSD TSD TSD TSD	$\label{eq:VIN} \begin{array}{ c c c c } \hline V_{IN} & \\ \hline V_{UVLO+} & V_{IN} \mbox{Rising} \\ \hline V_{UVLO-} & V_{IN} \mbox{Falling} \\ \hline I_{DD} & Output \mbox{Enabled}; \mbox{I}_{O} = 0; \mbox{V}_{IN} = 1.5 \mbox{V to } 5.5 \mbox{V} \\ \hline I_{DDS} & V_{IN} = 5.5 \mbox{V}, \mbox{EN} = Low, \mbox{I}_{O} = 0 \\ \hline & V_{IN} = V_{O} + 0.5 \mbox{V to } 5.5 \mbox{V}, \mbox{I}_{O} = 1 \mbox{mA to } 150 \mbox{mA}, \mbox{T}_{J} = +25^{\circ}\mbox{C} \\ \hline V_{IN} = V_{O} + 0.5 \mbox{V to } 5.5 \mbox{V}, \mbox{I}_{O} = 1 \mbox{mA to } 150 \mbox{mA}, \mbox{T}_{J} = -40^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \hline I_{MAX} & Continuous \\ \hline I_{LIM} & \\ \hline V_{DO} & I_{O} = 250 \mbox{mA}; \mbox{V}_{O} > 1.8 \mbox{V} \\ \hline T_{SD} & \\ \hline \\ \hline \\ \hline & & \\ \hline \\ \hline & & \\ \hline & $	$\begin{tabular}{ c c c c c } \hline V_{IN} & & & & & & & & & & & & & & & & & & &$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{tabular}{ c c c c c c } \hline V_{IN} & & & & & & & & & & & & & & & & & & &$

NOTES:

6. Limits established by characterization and are not production tested.

7. Dropout voltage is measured as V_{IN} - V_O , when V_O is 4% lower than the value of V_O ; when V_{IN} = V_O + 0.5V.

50

40

30


20


10

T = ROOM TEMP

T = -40°C

Typical Operating Performance







T = -25°C


T = +45°C

∕́T = +85°C


T = 0°C










(V_{OUT} = 1.85V)















Typical Operating Performance (Continued)














FIGURE 11. LOAD TRANSIENT RESPONSE










FIGURE 10. LOAD TRANSIENT RESPONSE




Typical Operating Performance (Continued)



Pin Descriptions

PIN NAME	DESCRIPTION
VIN	IC Supply/LDO Input. Connect a 1µF capacitor to GND.
GND	System ground pin.
EN	LDO Enable. When this signal goes high, the LDO is turned on.
VO	LDO Output. Connect a 1µF to 4.7µF capacitor to GND.
E-Pad	For µTDFN package option only. Connect it to the system ground.


Typical Application



C1, C2: 1µF X5R CERAMIC CAPACITOR



Block Diagram





Functional Description

The ISL9021 is a high performance low-dropout regulator (LDO) with 250mA sourcing capability. The extra low ground current makes this part a good choice for handheld product applications. The device also incorporates overcurrent, thermal shutdown, reverse current protections, and soft-start features.

Thermal shutdown protects the device against overheating. Soft-start limits the start-up input current surges. In some applications, the output voltage may be externally pulled higher than input, or the input voltage could be connected to ground, or connected to some voltage lower than the output side. The ISL9021 features reverse current protection; that can block the reverse current from output to input.

Enable Control

The ISL9021 has an enable pin. When EN is low, the IC is in shutdown mode. In this condition, all on-chip circuits are off, and the device draws minimum current, typically less than $0.1\mu A(typ)$. Driving this pin high will turn on the device.

LDO Protections

The ISL9021 offers several protection functions, making it ideal for use in battery-powered applications. The ISL9021 provides short-circuit protection by limiting the output current at current limit of 260mA(min). If the short circuit lasts long enough, the die temperature increases, and the over-temperature protection circuit will shut down the output. When the die temperature reaches about +145°C, thermal protection starts to work with output being loaded with at least 50mA. Once the die temperature drops to about +110°C, the LDO will resume operation beginning with a soft-start.

The ISL9021's reverse current protection is intended to block reverse conduction if output voltage is higher than input voltage.

Input and Output Capacitors

The ISL9021 provides a linear regulator that has low quiescent current, fast transient response, and overall stable operation across the recommended operating conditions. A ceramic capacitor (X5R or X7R) with a capacitance of 1µF to 4.7µF with an ESR up to 400mΩ is suitable for the ISL9021 to maintain its output stability. The ground connection of the output capacitor should be routed directly to the GND pin of the device, and also placed close to the IC. Similarly for the input capacitor, usually a 1µF ceramic capacitor (X5R or 7R) is suitable for most cases, but if a large, fast rising load transient condition is expected, a higher value input capacitor may be necessary to achieve satisfactory performance.

Board Layout Recommendations

A good PCB layout is an important step to achieve good performance. It is recommended to design the board with separate ground planes for input and output, and connect both ground planes at the GND pin of the IC. Consideration should be taken when placing the components and routing the trace to minimize the ground impedance, and keep the parasitic inductance low. Usually the input/output capacitors should be placed as close to the IC as possible with a good ground connection.

© Copyright Intersil Americas LLC 2009-2010. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html


Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html


Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



Wafer Level Chip Scale Package (WLCSP 0.4mm Ball Pitch)





SIDE VIEW


W2x2.4

2x2 ARRAY 4 BALL WAFER LEVEL CHIP SCALE PACKAGE

SYMBOL	MILLIMETERS
A	0.44 Min, 0.495 Nom, 0.55 Max
A1	0.190 ±0.030
A2	0.305 ±0.025
b	0.270 ±0.030
D	1.155 ±0.020
D1	0.400 BASIC
E	0.975 ±0.020
E1	0.400 BASIC
e	0.400 BASIC
SD	0.200 BASIC
SE	0.00 BASIC
NUME	BER OF BUMPS: 4
	Rev. 2 6/08

NOTES:

1. All dimensions are in millimeters.




BOTTOM VIEW

Package Outline Drawing

L6.1.6x1.6

6 LEAD ULTRA THIN DUAL FLAT NO-LEAD COL PLASTIC PACKAGE (UTDFN COL)

Rev 1, 11/07



- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- 4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

