

8K x 8 HIGH-SPEED CMOS STATIC RAM

JANUARY 2020

FEATURES

- High-speed access time: 10 ns
- · CMOS low power operation
 - 1 mW (typical) CMOS standby
 - 125 mW (typical) operating
- TTL compatible interface levels
- Single 5V power supply
- Fully static operation: no clock or refresh required
- · Lead-free available

DESCRIPTION


The ISSI IS61C64AL is a very high-speed, low power, 8192-word by 8-bit static RAM. It is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 10 ns with low power consumption.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 150 µW (typical) with CMOS input levels.

Easy memory expansion is provided by using one Chip Enable input, $\overline{\text{CE}}$. The active LOW Write Enable ($\overline{\text{WE}}$) controls both writing and reading of the memory.

The IS61C64AL is packaged in the JEDEC standard 28-pin, 300-mil SOJ, and TSOP.

FUNCTIONAL BLOCK DIAGRAM




Copyright©2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.




TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	VDD Current
Not Selected (Power-down)	Χ	Н	Χ	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	High-Z	Icc
Read	Н	L	L	D оит	Icc
Write	L	L	Х	Din	Icc

PIN CONFIGURATION 28-Pin SOJ



PIN CONFIGURATION 28-Pin TSOP (Type 1)



PIN DESCRIPTIONS

A0-A12	Address Inputs
CE	Chip Enable 1 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
1/00-1/07	Input/Output
NC	No Connect
VDD	Power
GND	Ground



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.5	W
Іоит	DC Output Current (LOW)	20	mA

Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	Speed	V DD ⁽¹⁾	
Commercial	0°C to +70°C	-10	5V ± 5%	
Industrial	–40°C to +85°C	-10	5V ± 5%	

Note:

1. If operated at 12ns, V_{DD} range is $5V \pm 10\%$.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit	7
Vон	Output HIGH Voltage	V _{DD} = Min., Iон = -4.0 mA		2.4	_	V	_ /
Vol	Output LOW Voltage	VDD = Min., IoL = 8.0 mA		_	0.4	V	-
VIH	Input HIGH Voltage			2.2	VDD + 0.5	V	-
VIL	Input LOW Voltage(1)			-0.3	0.8	V	8
lц	Input Leakage	$GND \leq VIN \leq VDD$	Com. Ind.	-1 -2	1 2	μΑ	-
llo	Output Leakage	GND ≤ Vout ≤ Vdd, Outputs Disabled	Com. Ind.	-1 -2	1 2	μΑ	9

Note

1. $V_{IL} = -3.0V$ for pulse width less than 10 ns.

11



POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-10	-12	
Symbol	Parameter	Test Conditions		Min. Max.	Min. Max.	Unit
loc1	Vdd Operating Supply Current	$V_{DD} = Max., \overline{CE} = V_{IL}$ $I_{OUT} = 0 \text{ mA}, f = 0$	Com. Ind.	— 20 — 25	— 20 — 25	mA
loc2	VDD Dynamic Operating Supply Current	VDD=Max., CE=VIL IOUT=0 mA, f=fmax	Com. Ind. typ. ⁽²⁾	— 45 — 50 25	— 35 — 45 25	mA
ISB1	TTL Standby Current (TTL Inputs)	VDD=Max., VIN=VIHOTVIL CE≥VIH, f=0	Com. Ind.	— 1 — 2	— 1 — 2	mA
ISB2	CMOS Standby Current (CMOS Inputs)	V_{DD} =Max., \overline{CE} ≥ V_{DD} − 0.2 V , V_{IN} ≥ V_{DD} − 0.2 V , or V_{IN} ≤ 0.2 V , f = 0	Com. Ind. typ. ⁽²⁾	— 350 — 450 200	— 350 — 450 200	μA

Note:

- 1. At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- 2. Typical values are measured at VDD = 5V, TA = 25°C. Not 100% tested.

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	8	pF
Соит	Output Capacitance	Vout = 0V	10	pF

Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 5.0V$.



READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)

Symbol	Parameter	-10 i Min.	ns Max		2 ns Max.	Unit	_
trc	Read Cycle Time	10	_	12	_	ns	_
t AA	Address Access Time	_	10	_	12	ns	
tона	Output Hold Time	2	_	2	_	ns	_ 4
tacs	CE Access Time	_	10	_	12	ns	
t DOE	OE Access Time	_	6	_	6	ns	_
tlzoe(2)	OE to Low-Z Output	0	_	0	_	ns	_ •
thzoe(2)	OE to High-Z Output	_	5	_	6	ns	
tLZCS ⁽²⁾	CE to Low-Z Output	2	_	3	_	ns	_
thzcs(2)	CE to High-Z Output	_	5	_	7	ns	_ 4
t PU ⁽³⁾	CE to Power-Up	0	_	0	_	ns	
t PD ⁽³⁾	CE to Power-Down	_	10	_	12	ns	

Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1





Figure 2


10



AC WAVEFORMS READ CYCLE NO. 1^(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.




WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-10r	าร	-12 ns		
Symbol	Parameter	Min.	Max	Min. M	ax. Unit	1
twc	Write Cycle Time	10	_	12 -	– ns	_
tscs	CE to Write End	9	_	10 -	– ns	
taw	Address Setup Time to Write End	9	_	10 -	– ns	2
tha	Address Hold from Write End	0	_	0 -	– ns	2
t sa	Address Setup Time	0	_	0 -	– ns	J
t PWE1	WE Pulse Width (OE LOW)	9	_	9 -	– ns	
tpwE2	WE Pulse Width (OE HIGH)	8	_	8 -	– ns	
t sd	Data Setup to Write End	7	_	7 -	– ns	4
t _{HD}	Data Hold from Write End	0	_	0 -	– ns	
thzwe ⁽²⁾	WE LOW to High-Z Output	_	6	_	6 ns	
tlzwe ⁽²⁾	WE HIGH to Low-Z Output	0	_	0 -	– ns	<i>J</i>

Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of $\overline{\textbf{CE}}$ LOW and $\overline{\textbf{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

AC WAVEFORMS WRITE CYCLE NO. 1 (WE Controlled)(1,2)




10


11



WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)



WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)



Notes:

- 1. The internal write time is defined by the overlap of $\overline{\textbf{CE}}$ LOW and $\overline{\textbf{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} \ge V_{IH}$.




DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	V _{DD} for Data Retention	See Data Retention Waveform		2.0		5.5	V
lor	Data Retention Current	$V_{DD}=2.0V, \overline{CE} \ge V_{DD}-0.2V$ $V_{IN} \ge V_{DD}-0.2V, \text{ or } V_{IN} \le V_{SS}+0.2V$	Com. Ind.	_	50	90 100	μA
tsdr	Data Retention Setup Time	See Data Retention Waveform		0		_	ns
t RDR	RecoveryTime	See Data Retention Waveform		trc		_	ns

Note:

DATA RETENTION WAVEFORM (CE Controlled)




^{1.} Typical Values are measured at VDD = 5V, TA = 25°C and not 100% tested.



ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package		
10	IS61C64AL-10JLI IS61C64AL-10TLI	300-mil Plastic SOJ, Lead-free Plastic TSOP, Lead-free		




~	ZD	Ф	E2		Ш	IJ	20	ਠ	A3	A2	⊅	SYMBOL		
0,1	0.95 REF.	1.27 BSC	6,22	7.42	8,26	17,70	0,66	0,36	0.64	2,41	3,05	MIN.	DIME	
					8,56					2,54		N	DIMENSION IN MM	
			7.29	7.75	8,81	18,54	0.81	0,56	1.09	2,67	3,76	MAX.	Z M	



1. Controlling dimension: mm

20

- 2. Dimension D1 adn $\,$ E do not include mold protrusion .
- 3. Dimension b2 does not include dambar protrusion/intrusion.
- 4. Formed leads shall be planar with respect to one another within 0.1mm at the seating plane after final test.





Package Outline

REV.

DATE 07/05/2006

