

**MITSUBISHI MICROCOMPUTERS**  
**M37450E8-XXXSP/FP**  
**M37450E8SS/FS**  
**PROM VERSION of M37450M8-XXXSP/FP**

## DESCRIPTION

The M37450E8-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP. The features of this chip are similar to those of the M37450M8-XXXSP except that this chip has a 16384-byte PROM built-in. This single-chip microcomputer is useful for office automation appliances and consumer appliance controllers.

In addition to its simple instruction sets, the PROM, RAM and I/O addresses are placed on the same memory map to enable easy programming. Since general purpose PROM writes can be used for small quantity production runs. It also has a unique feature that enables it to be used as a slave microcomputer.

The M37450E8SS and the M37450E8FS are the window type (M37450E8FS is housed in a 80-pin ceramic QFN package). The differences between the M37450E8-XXXSP and the M37450E8-XXXFP, and between the M37450E8SS and the M37450E8FS are the package outline and the power dissipation ability (absolute maximum ratings).


## FEATURES

- Number of basic instructions ..... 71  
69 MELPS 740 basic instructions + 2 multiply/divide instructions
- Memory size EPROM ..... 16384 bytes  
RAM ..... 384 bytes
- Instruction execution time  
(minimum instructions at 10 MHz frequency) ..... 0.8 $\mu$ s
- Single power supply ..... 5V $\pm$ 5%
- Power dissipation normal operation mode  
(at 10 MHz frequency) ..... 30mW
- Subroutine nesting ..... 96 levels max.
- Interrupt ..... 15 events
- Master CPU bus interface ..... 1 byte
- 16-bit timer ..... 3
- 8-bit timer (Serial I/O use) ..... 1
- Serial I/O (UART or clock synchronous) ..... 1
- A-D converter (8-bit resolution) ..... 3 channels (DIP)  
8 channels (QFP)
- D-A converter (8-bit resolution) ..... 2 channels
- PWM output (8-bit or 16-bit) ..... 1
- Programmable I/O ports  
(Ports P0, P1, P2, P3, P5, P6) ..... 48
- Input port (Port P4) ..... 3 (DIP), 8 (QFP)
- Output ports (Ports D-A<sub>1</sub>, D-A<sub>2</sub>) ..... 2
- EPROM (equivalent to the M5L27256)  
program voltage ..... 12.5V

## APPLICATION


Slave controller for PPCs, facsimiles, and page printers  
HDD, optical disk, inverter, and industrial motor controllers  
Industrial robots and machines

## PIN CONFIGURATION (TOP VIEW)



M37450E8-XXXSP  
Or  
M37450E8SS

Outline 64P4B(OTP)  
64S1B(Window)




M37450E8-XXXFP  
Or  
M37450E8FS

Outline 80P6(OTP)  
80D0(Window)


NC : No connection

MITSUBISHI MICROCOMPUTERS  
**M37450E8-XXXSP/FP**  
**M37450E8SS/FS**

PROM VERSION of M37450M8-XXXSP/FP



**M37450E8-XXXSP, M37450E8SS BLOCK DIAGRAM**



**MITSUBISHI MICROCOMPUTERS**  
**M37450E8-XXXSP/FP**  
**M37450E8SS/FS**

**PROM VERSION of M37450M8-XXXSP/FP**

**FUNCTIONS OF M37450E8-XXXSP/FP, M37450E8SS/FS**

Parameter		Functions	
Number of basic instructions		71(69 MELPS 740 basic instructions+2)	
Instruction execution time		0.8μs (minimum instructions, at 10MHz frequency)	
Clock frequency		10MHz (max.)	
Memory size	PROM	16384 bytes	
	RAM	384 bytes	
Input/Output port	P0-P3, P5, P6	I/O	8-bit×6
	P4	Input	3-bit×1 (8-bit×1 for 80-pin model)
	D-A	Output	2-bit×1
Serial I/O		UART or clock synchronous	
Timers		16-bit timer×3, 8-bit timer (Serial I/O baud rate generator)×1	
A-D converter		8-bit×3 channels (8 channels for 80-pin model)	
D-A converter		8-bit×2 channels	
Pulse width modulator		8-bit or 16-bit×1	
Data bus buffer		1-byte input and output each	
Subroutine nesting		96-levels	
Interrupt		6 external interrupts, 8 internal interrupts One software interrupt	
Clock generating circuit		Built-in (ceramic or quartz crystal oscillator)	
Supply voltage		5V±5%	
Power dissipation		30mW (at 10MHz frequency)	
Input/Output characters	Input/Output voltage	5V	
	Output current	±5mA (max.)	
Memory expansion		Possible	
Operating temperature range		−10 to 70°C	
Device structure		CMOS silicon gate	
Package	M37450E8-XXXSP	64-pin shrink plastic molded DIP	
	M37450E8-XXFP	80-pin plastic molded QFP	
	M37450E8SS	64-pin shrink ceramic DIP	
	M37450E8FS	80-pin ceramic QFN	

**MITSUBISHI MICROCOMPUTERS**  
**M37450E8-XXXSP/FP**  
**M37450E8SS/FS**

**PROM VERSION of M37450M8-XXXSP/FP**

**PIN DESCRIPTION (normal mode)**

Pin	Name	Input/ Output	Functions
$V_{CC}$ , $V_{SS}$	Supply voltage		Power supply inputs 5V±5% to $V_{CC}$ , and 0V to $V_{SS}$ .
$CNV_{SS}/V_{PP}$	$CNV_{SS}$		Controls the processor mode of the chip. Normally connected to $V_{SS}$ or $V_{CC}$ .
<b>RESET</b>	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 8 clock cycles (under normal $V_{CC}$ conditions). If more time is needed for the crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
$X_{IN}$	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the $X_{IN}$ and $X_{OUT}$ pins. If an external clock is used, the clock source should be connected to the $X_{IN}$ pin and the $X_{OUT}$ pin should be left open.
$\phi$	Timing output	Output	Outputs signal consisting of oscillating frequency divided by four.
<b>SYNC</b>	Synchronous signal output	Output	This signal is output "H" during operation code fetch and is used to control single stepping of programs.
<b>R/W</b>	Read/Write status output	Output	This signal determines the direction of the data bus. It is "H" during read and "L" during write.
<b>P0<sub>0</sub>-P0<sub>7</sub></b>	I/O port P0	I/O	Port P0 is an 8-bit I/O port with directional registers allowing each I/O bit to be individually programmed as input or output. The output structure is CMOS output. The low-order bits of the address are output except in single-chip mode.
<b>P1<sub>0</sub>-P1<sub>7</sub></b>	I/O port P1	I/O	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The high-order bits of the address are output except in single-chip mode.
<b>P2<sub>0</sub>-P2<sub>7</sub></b>	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. Used as data bus except in single-chip mode.
<b>P3<sub>0</sub>-P3<sub>7</sub></b>	I/O port P3	I/O	Port P3 is an 8-bit I/O port and has basically the same functions as port P0. Serial I/O, PWM output, or event I/O function can be selected with a program.
<b>P4<sub>0</sub>-P4<sub>2</sub> (P4<sub>0</sub>-P4<sub>7</sub>)</b>	Input port P4	Input	Analog input pin for the A-D converter. The 64-pin model has three pins and the 80-pin model has eight pins. They may also be used as digital input pins.
<b>P5<sub>0</sub>-P5<sub>7</sub></b>	I/O port P5	I/O	Port P5 is an 8-bit I/O port and has basically the same functions as port P0. This port functions as an 8-bit data bus for the master CPU when slave mode is selected with a program.
<b>P6<sub>0</sub>-P6<sub>7</sub></b>	I/O port P6	I/O	Port P6 is an 8-bit I/O port and has basically the same function as port P0. Pins P6 <sub>3</sub> to P6 <sub>1</sub> change to a control bus for the master CPU when slave mode is selected with a program. Pins P6 <sub>0</sub> to P6 <sub>2</sub> may be programmed as external interrupt input pins.
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Analog signal from D-A converter is output.
$V_{REF}$	Reference voltage input	Input	Reference voltage input pin for A-D and D-A converter. This pin is for 64-pin model only.
<b>ADV<sub>REF</sub></b>	A-D reference voltage input	Input	Reference voltage input pin for A-D converter. This pin is for 80-pin model only.
<b>DAV<sub>REF</sub></b>	D-A reference voltage input	Input	Reference voltage input pin for D-A converter. This pin is for 80-pin model only.
$AV_{SS}$	Analog power supply		Ground level input pin for A-D and D-A converter. Same voltage as $V_{SS}$ is applied.
$AV_{CC}$	Analog power supply		Power supply input pin for A-D converter. This pin is for 80-pin model only. Same voltage as $V_{CC}$ is applied. In the case of the 64-pin model, $AV_{CC}$ is connected to $V_{CC}$ internally.
<b>RD</b>	Read signal output	Output	Control signal output as active "L" when valid data is read from data bus. This pin is for 80-pin model only.
<b>WR</b>	Write signal output	Output	Control signal output as active "L" when writing data from data bus to external component. This pin is for 80-pin model only.
<b>RESET<sub>OUT</sub></b>	Reset output	Output	Control signal output as active "H" during reset. It is used as a reset output signal for peripheral components. This pin is for 80-pin model only.

**PIN DESCRIPTION (EPROM mode)**


Pin	Name	Input/ Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Supply voltage		Power supply inputs 5V or 6V to V <sub>CC</sub> , and 0V to V <sub>SS</sub> .
CNV <sub>SS</sub> /V <sub>PP</sub>	V <sub>PP</sub>	Input	Connect to V <sub>PP</sub> when programming or verifying.
<b>RESET</b>	Reset input	Input	Connect to V <sub>SS</sub> .
X <sub>IN</sub>	Clock input	Input	Connect a ceramic or a quartz crystal oscillator between X <sub>IN</sub> and X <sub>OUT</sub> for clock oscillation.
X <sub>OUT</sub>	Clock output	Output	
φ	Timing output	Output	For timing output.
SYNC	Synchronous signal output	Output	Kept to open ("L" signal is output).
R/W	Read/Write status output	Output	Kept to open ("H" signal is output).
P0 <sub>0</sub> -P0 <sub>7</sub>	I/O port P0	Input	P0 works as the lower 8-bit address input.
P1 <sub>0</sub> -P1 <sub>7</sub>	I/O port P1	Input	P1 <sub>0</sub> to P1 <sub>5</sub> works as the higher 6-bit address input. P1 <sub>6</sub> and P1 <sub>7</sub> connect to V <sub>CC</sub> or V <sub>SS</sub> .
P2 <sub>0</sub> -P2 <sub>7</sub>	I/O port P2	I/O	P2 works as an 8-bit data bus.
P3 <sub>0</sub> -P3 <sub>7</sub>	I/O port P3	Input	Connect to V <sub>SS</sub> .
P4 <sub>0</sub> -P4 <sub>2</sub> (P4 <sub>0</sub> -P4 <sub>7</sub> )	Input port P4	Input	Connect to V <sub>SS</sub> (The 80-pin model has eight pins P4 <sub>0</sub> to P4 <sub>7</sub> ).
P5 <sub>0</sub> -P5 <sub>7</sub>	I/O port P5	Input	P5 <sub>0</sub> , P5 <sub>1</sub> and P5 <sub>2</sub> work as A <sub>14</sub> , OE, and CE Inputs respectively. Connect P5 <sub>3</sub> and P5 <sub>4</sub> to V <sub>CC</sub> and P5 <sub>5</sub> to P5 <sub>7</sub> to V <sub>SS</sub> .
P6 <sub>0</sub> -P6 <sub>7</sub>	I/O port P6	Input	Connect to V <sub>SS</sub> .
D-A <sub>1</sub> , D-A <sub>2</sub>	D-A output	Output	Kept to open.
V <sub>REF</sub>	Reference voltage input	Input	Connect to V <sub>SS</sub> .
ADV <sub>REF</sub>	A-D reference voltage input	Input	Connect to V <sub>SS</sub> .
DAV <sub>REF</sub>	D-A reference voltage input	Input	Connect to V <sub>SS</sub> .
AV <sub>SS</sub>	Analog power	Input	Connect to V <sub>SS</sub> .
AV <sub>CC</sub>	Analog power	Input	Connect to V <sub>CC</sub> or V <sub>SS</sub> .
RD	Read signal output	Output	Kept to open ("H" signal is output).
WR	Write signal output	Output	Kept to open ("H" signal is output).
RESET <sub>OUT</sub>	Reset output	Output	Kept to open ("H" signal is output).

**PROM VERSION of M37450M8-XXXSP/FP****EPROM MODE**

The M37450E8-XXXSP/FP, M37450E8SS/FS features an EPROM mode in addition to its normal modes. When the RESET signal level is low ("L") and CNV<sub>SS</sub>/V<sub>PP</sub> signal level is high ("H"), the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 1 and Figure 2 give the pin connections in the EPROM mode. When in the EPROM mode, ports P0, P1, P2, P5<sub>0</sub> to P5<sub>2</sub> and CNV<sub>SS</sub> are used for the PROM (equivalent to the M5L27256). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5L27256. The oscillator should be connected to the X<sub>IN</sub> and X<sub>OUT</sub> pins, or external clock should be connected to the X<sub>IN</sub> pin.


**Table 1. Pin function in EPROM mode**

	M37450E8-XXXSP/FP, M37450E8SS/FS	M5L27256
V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
V <sub>PP</sub>	CNV <sub>SS</sub> /V <sub>PP</sub>	V <sub>PP</sub>
V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
Address input	Ports P0, P1 <sub>0</sub> -P1 <sub>5</sub> , P5 <sub>0</sub>	A <sub>0</sub> -A <sub>14</sub>
Data I/O	Port P2	D <sub>0</sub> -D <sub>7</sub>
CE	P5 <sub>2</sub> /DB <sub>2</sub> /CE	CE
OE	P5 <sub>1</sub> /DB <sub>1</sub> /OE	OE

**Fig. 1 Pin connection in EPROM mode (64-pin model)**

MITSUBISHI MICROCOMPUTERS  
**M37450E8-XXXSP/FP**  
**M37450E8SS/FS**

PROM VERSION of M37450M8-XXXSP/FP



(○) : Same functions as M5L27256.

Fig. 2 Pin connection in EPROM mode (80-pin model)

**PROM VERSION of M37450M8-XXXSP/FP****PROM READING, WRITING AND ERASING****Reading**

To read the PROM, set the  $\overline{CE}$  and  $\overline{OE}$  pins to a "L" level, and supply 0V to the  $\overline{RESET}$  pin, 5V to the  $V_{CC}$  pin and the  $CNV_{SS}$  ( $V_{PP}$ ) pin. Input the address of the data ( $A_0$  to  $A_{14}$ ) to be read and the data will be output to the I/O pins  $D_0$  to  $D_7$ . The data I/O pins will be floating when the  $\overline{OE}$  pin is in the "H" state.

**Writing**


To write to the PROM, set the  $\overline{OE}$  pin to a "H" level, and supply 0V to the  $\overline{RESET}$  pin, 6V to the  $V_{CC}$  pin and 12.5V to the  $V_{PP}$  pin. The CPU will enter the program mode when  $V_{PP}$  is applied to the  $V_{PP}$  pin. The address to be written to is selected with pins  $A_0$  to  $A_{14}$ , and the data to be written is input to pins  $D_0$  to  $D_7$ . Set the  $\overline{CE}$  pin to a "L" level to begin writing.

**Erasing**

Data can only be erased on the M37450E8SS/FS ceramic package, which includes a window. To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is  $15W \cdot s/cm^2$ .

**NOTES ON HANDLING**

- (1) Sunlight and fluorescent light contain wave lengths capable of erasing data. For ceramic package types, cover the transparent window with a seal (provided) when this chip is in use. However, this seal must not contact the lead pins.
- (2) Before erasing, the glass should be cleaned and stains such as finger prints should be removed thoroughly. If these stains are not removed, complete erasure of the data could be prevented.
- (3) Since a high voltage is used to write data, care should be taken when turning on the PROM writer's power.
- (4) For the programmable microcomputer (shipped in blank or OTP type), Mitsubishi does not perform PROM write test and screening in the assembly process and following process. To improve reliability after write, performing write and test according to the flow below before use is recommended.
- (5) In EPROM mode, address  $A_{15}$  is set to "H" automatically.



**Note :** Since the screening temperature is higher than storage temperature, never expose to 150°C exceeding 100 hours.

**Table 2. I/O signal in each mode**

Mode	Pin	$\overline{CE}$	$\overline{OE}$	$V_{PP}$	$V_{CC}$	Port P2
Read-out		$V_{IL}$	$V_{IL}$	5V	5V	Output
Output disable		$V_{IL}$	$V_{IH}$	5V	5V	Floating
Programming		$V_{IL}$	$V_{IH}$	12.5V	6V	Input
Programming verify		$V_{IH}$	$V_{IL}$	12.5V	6V	Output
Program disable		$V_{IH}$	$V_{IH}$	12.5V	6V	Floating

Note 1 :  $V_{IL}$  and  $V_{IH}$  indicate a "L" and "H" input voltage, respectively.

2 : An X indicates either  $V_{IL}$  or  $V_{IH}$ .

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.3 to 7	V
$V_I$	Input voltage RESET, $X_{IN}$		-0.3 to 7	V
$V_I$	Input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , ADV <sub>REF</sub> , DAV <sub>REF</sub> , $V_{REF}$ , AV <sub>CC</sub>	With respect to V <sub>SS</sub> Output transistors are at "OFF" state.	-0.3 to V <sub>CC</sub> +0.3	V
$V_I$	Input voltage CNV <sub>SS</sub>		-0.3 to 13 (Note 1)	V
$V_O$	Output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , X <sub>OUT</sub> , $\phi$ , RD, WR, R/W, RESET <sub>OUT</sub> , SYNC		-0.3 to V <sub>CC</sub> +0.3	V
$P_d$	Power dissipation	T <sub>A</sub> = 25°C	1000 (Note 2)	mW
T <sub>opr</sub>	Operating temperature		-10 to 70	°C
T <sub>stg</sub>	Storage temperature		-40 to 125	°C

Note 1 : In EPROM programming mode, CNV<sub>SS</sub> is 13.5V.

2 : 500mW for QFP type.

## RECOMMENDED OPERATING CONDITIONS

(V<sub>CC</sub>=5V±5%, T<sub>A</sub>=-10 to 70°C unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>SS</sub>	Supply voltage		0		V
V <sub>IH</sub>	"H" Input voltage RESET, X <sub>IN</sub> , CNV <sub>SS</sub> (Note 1)	0.8V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IH</sub>	"H" Input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (except Note 1)		2.0	V <sub>CC</sub>	V
V <sub>IL</sub>	"L" Input voltage CNV <sub>SS</sub> (Note 1)	0		0.2V <sub>CC</sub>	V
V <sub>IL</sub>	"L" Input voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (except Note 1)		0	0.8	V
V <sub>IL</sub>	"L" Input voltage RESET	0		0.12V <sub>CC</sub>	V
V <sub>IL</sub>	"L" Input voltage X <sub>IN</sub>	0		0.16V <sub>CC</sub>	V
I <sub>OL(peak)</sub>	"L" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			10	mA
I <sub>OL(avg)</sub>	"L" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)			5	mA
I <sub>OH(peak)</sub>	"H" peak output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>			-10	mA
I <sub>OH(avg)</sub>	"H" average output current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> (Note 2)			-5	mA
f(X <sub>IN</sub> )	Clock oscillating frequency	1		10	MHz

Note 1 : Ports operate as INT<sub>1</sub>-INT<sub>3</sub>(P6<sub>0</sub>-P6<sub>2</sub>), EV<sub>1</sub>-EV<sub>3</sub>(P3<sub>0</sub>-P3<sub>2</sub>), R<sub>X</sub>D(P3<sub>4</sub>) and S<sub>CLK</sub>(P3<sub>5</sub>)2 : The average output current I<sub>OH(avg)</sub> and I<sub>OL(avg)</sub> are the average value during a 100ms.3 : The total of "L" output current I<sub>OL(peak)</sub> of port P0, P1 and P2 is less than 40mA.The total of "H" output current I<sub>OH(peak)</sub> of port P0, P1 and P2 is less than 40mA.The total of "L" output current I<sub>OL(peak)</sub> of port P3, P5, P6, R/W, SYNC, RESET<sub>OUT</sub>, RD, WR and  $\phi$  is less than 40mA.The total of "H" output current I<sub>OH(peak)</sub> of port P3, P5, P6, R/W, SYNC, RESET<sub>OUT</sub>, RD, WR and  $\phi$  is less than 40mA.

**MITSUBISHI MICROCOMPUTERS**  
**M37450E8-XXXSP/FP**  
**M37450E8SS/FS**

**PROM VERSION of M37450M8-XXXSP/FP**

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = -10$  to  $70^\circ C$ ,  $f(X_{IN}) = 10MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$V_{OH}$	"H" output voltage RD, WR, R/W, SYNC, RESET <sub>OUT</sub> , $\phi$	$I_{OH} = -2mA$	$V_{CC} - 1$			V
$V_{OH}$	"H" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	$I_{OH} = -5mA$	$V_{CC} - 1$			V
$V_{OL}$	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RD, WR, R/W, SYNC, RESET <sub>OUT</sub> , $\phi$	$I_{OL} = 2mA$			0.45	V
$V_{OL}$	"L" output voltage P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub>	$I_{OL} = 5mA$			1	V
$V_{T+} - V_{T-}$	Hysteresis INT <sub>1</sub> -INT <sub>3</sub> (P6 <sub>0</sub> -P6 <sub>2</sub> ), EV <sub>1</sub> -EV <sub>3</sub> (P3 <sub>0</sub> -P3 <sub>2</sub> ), RxD(P3 <sub>4</sub> ), S <sub>CLK</sub> (P3 <sub>6</sub> )	Function input level	0.3		1	V
$V_{T+} - V_{T-}$	Hysteresis RESET				0.7	V
$V_{T+} - V_{T-}$	Hysteresis X <sub>IN</sub>		0.1		0.5	V
$I_{IL}$	"L" input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>	$V_i = V_{SS}$	-5		5	$\mu A$
$I_{IH}$	"H" input current P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , RESET, X <sub>IN</sub>	$V_i = V_{CC}$	-5		5	$\mu A$
$V_{RAM}$	RAM retention voltage	At stop mode	2			V
$I_{CC}$	Supply current	At system operation $f(X_{IN}) = 10MHz$		6	10	mA
		At stop mode (Note 1)		1	10	$\mu A$

Note 1 : The terminals RD, WR, R/W, SYNC, RESET<sub>OUT</sub>,  $\phi$ , D-A<sub>1</sub>, and D-A<sub>2</sub> are all open. The other ports, which are in the input mode, are connected to  $V_{SS}$ . A-D converter is in the A-D completion state. The current through ADV<sub>REF</sub> and DAV<sub>REF</sub> is not included(Fig.6).

**A-D CONVERTER CHARACTERISTICS**

( $V_{CC} = AV_{CC} = 5V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = 25^\circ C$ ,  $f(X_{IN}) = 10MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution				8	Bits
—	Absolute accuracy	$V_{CC} = AV_{CC} = ADV_{REF} = 5.12V$		$\pm 1.5$	$\pm 3$	LSB
$t_{CONV}$	Conversion time				49	$t_C(\phi)$
$V_{IA}$	Analog input voltage		$AV_{SS}$	$AV_{CC}$		V
$V_{ADVREF}$	Reference input voltage		2	$V_{CC}$		V
$R_{LADDER}$	Ladder resistance value	$ADV_{REF} = 5V$	20	35	50	k $\Omega$
$I_{ADVREF}$	Reference input current	$ADV_{REF} = 5V$	0.1	0.14	0.25	mA
$V_{AVCC}$	Analog power supply input voltage			$V_{CC}$		V
$V_{AVSS}$	Analog power supply input voltage			0		V

**D-A CONVERTER CHARACTERISTICS** ( $V_{CC} = 5V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = 25^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution				8	Bits
—	Absolute accuracy	$V_{CC} = DAV_{REF} = 5.12V$			1.0	%
$t_{SU}$	Setup time				3	$\mu s$
$R_O$	Output resistance		1	2	4	k $\Omega$
$V_{AVSS}$	Analog power supply input voltage			0		V
$V_{DAVREF}$	Reference input voltage		4	$V_{CC}$		V
$I_{DAVREF}$	Reference power input current (Each pin)		0	2.5	5	mA

**TIMING REQUIREMENTS****Port/single-chip mode** ( $V_{CC}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-10$  to  $70^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(P0D-A)}$	Port P0 input setup time		200			ns
$t_{SU(P1D-A)}$	Port P1 input setup time		200			ns
$t_{SU(P2D-A)}$	Port P2 input setup time		200			ns
$t_{SU(P3D-A)}$	Port P3 input setup time		200			ns
$t_{SU(P4D-A)}$	Port P4 input setup time		200			ns
$t_{SU(P5D-A)}$	Port P5 input setup time		200			ns
$t_{SU(P6D-A)}$	Port P6 input setup time		200			ns
$t_h(A-P0D)$	Port P0 input hold time		40			ns
$t_h(A-P1D)$	Port P1 input hold time		40			ns
$t_h(A-P2D)$	Port P2 input hold time		40			ns
$t_h(A-P3D)$	Port P3 input hold time		40			ns
$t_h(A-P4D)$	Port P4 input hold time		40			ns
$t_h(A-P5D)$	Port P5 input hold time		40			ns
$t_h(A-P6D)$	Port P6 input hold time		40			ns
$t_C(X_{IN})$	External clock input cycle time		100	1000		ns
$t_W(X_{INL})$	External clock input "L" pulse width		30			ns
$t_W(X_{INH})$	External clock input "H" pulse width		30			ns
$t_r(X_{IN})$	External clock rising edge time				20	ns
$t_f(X_{IN})$	External clock falling edge time				20	ns

Fig. 3

**Master CPU bus interface timing (R and W separation type mode)** $(V_{CC}=5V \pm 5\%, V_{SS}=0V, T_a=-10$  to  $70^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(CS-R)}$	CS setup time		0			ns
$t_{SU(CS-W)}$	CS setup time		0			ns
$t_h(R-CS)$	CS hold time		0			ns
$t_h(W-CS)$	CS hold time		0			ns
$t_{SU(A-R)}$	A0 setup time		40			ns
$t_{SU(A-W)}$	A0 setup time		40			ns
$t_h(R-A)$	A0 hold time		10			ns
$t_h(W-A)$	A0 hold time		10			ns
$t_W(R)$	Read pulse width		160			ns
$t_W(W)$	Write pulse width		160			ns
$t_{SU(D-W)}$	Date input setup time before write		100			ns
$t_h(W-D)$	Date input hold time after write		10			ns

Fig. 3

**Master CPU bus interface timing (R/W type mode)** $(V_{CC}=5V \pm 5\%, V_{SS}=0V, T_a=-10$  to  $70^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(CS-E)}$	CS setup time		0			ns
$t_h(E-CS)$	CS hold time		0			ns
$t_{SU(A-E)}$	A0 setup time		40			ns
$t_h(E-A)$	A0 hold time		10			ns
$t_{SU(RW-E)}$	R/W setup time		40			ns
$t_h(E-RW)$	R/W hold time		10			ns
$t_W(EL)$	Enable clock "L" pulse width		160			ns
$t_W(EH)$	Enable clock "H" pulse width		160			ns
$t_r(E)$	Enable clock rising edge time				25	ns
$t_f(E)$	Enable clock falling edge time				25	ns
$t_{SU(D-E)}$	Data input setup time before write		100			ns
$t_h(E-D)$	Data input hold time after write		10			ns

Fig. 4

MITSUBISHI MICROCOMPUTERS  
**M37450E8-XXXSP/FP**  
**M37450E8SS/FS**

**PROM VERSION of M37450M8-XXXSP/FP**

**Local bus/memory expansion mode, microprocessor mode**

( $V_{CC}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-10$  to  $70^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU}(D-\#)$	Data input setup time	Fig. 5	130			ns
$t_H(\#-D)$	Data input hold time		0			ns
$t_{SU}(D-RD)$	Data input setup time		130			ns
$t_H(RD-D)$	Data input hold time		0			ns

**SWITCHING CHARACTERISTICS**Port/single-chip mode ( $V_{CC}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-10$  to  $70^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Typ.	Max.	
$t_{d(\phi-P0Q)}$	Port P0 data output delay time	Fig. 3			200	ns
$t_{d(\phi-P1Q)}$	Port P1 data output delay time				200	ns
$t_{d(\phi-P2Q)}$	Port P2 data output delay time				200	ns
$t_{d(\phi-P3Q)}$	Port P3 data output delay time				200	ns
$t_{d(\phi-P5Q)}$	Port P5 data output delay time				200	ns
$t_{d(\phi-P6Q)}$	Port P6 data output delay time				200	ns
$t_C(\phi)$	Cycle time		400		4000	ns
$t_W(\phi H)$	$\phi$ clock pulse width ("H" level)		190			ns
$t_W(\phi L)$	$\phi$ clock pulse width ("L" level)		170			ns
$t_{r(\phi)}$	$\phi$ clock rising edge time				20	ns
$t_{f(\phi)}$	$\phi$ clock falling edge time				20	ns

**Master CPU bus interface (R and W separation type mode)**( $V_{CC}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-10$  to  $70^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Typ.	Max.	
$t_{a(R-D)}$	Data output enable time after read	Fig. 4			120	ns
$t_{v(R-D)}$	Data output disable time after read		10		85	ns
$t_{PLH(R-PR)}$	$P_{RDY}$ output transmission time after read				150	ns
$t_{PLH(W-PR)}$	$P_{RDY}$ output transmission time after write				150	ns

**Master CPU bus interface (R/W type mode)** ( $V_{CC}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-10$  to  $70^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Typ.	Max.	
$t_{a(E-D)}$	Data output enable time after read	Fig. 4			120	ns
$t_{v(E-D)}$	Data output disable time after read		10		85	ns
$t_{PLH(E-PR)}$	$P_{RDY}$ output transmission time after E clock				150	ns
					150	ns

**Local bus/memory expansion mode, microprocessor mode**( $V_{CC}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-10$  to  $70^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Typ.	Max.	
$t_d(\phi-A)$	address delay time after $\phi$	Fig. 5			150	ns
$t_v(\phi-A)$	address effective time after $\phi$		10			ns
$t_v(RD-A)$	address effective time after RD		10			ns
$t_v(WR-A)$	address effective time after WR		10			ns
$t_d(\phi-D)$	data output delay time after $\phi$				160	ns
$t_d(WR-D)$	data output delay time after WR				160	ns
$t_v(\phi-D)$	data output effective time after $\phi$		20			ns
$t_v(WR-D)$	data output effective time after WR		20			ns
$t_d(\phi-RW)$	R/W delay time after $\phi$				150	ns
$t_d(\phi-SYNC)$	SYNC delay time after $\phi$				150	ns
$t_w(RD)$	RD pulse width		170			ns
$t_w(WR)$	WR pulse width		170			ns


**TEST CONDITION**Input voltage level :  $V_{IH}$  2.4V $V_{IL}$  0.45VOutput test level :  $V_{OH}$  2.0V $V_{OL}$  0.8V

Fig. 3 Test circuit in single-chip mode




Fig. 4 Master CPU bus Interface test circuit






Fig. 5 Local bus test circuit

Fig. 6 I<sub>CC</sub> (at STOP mode) test condition

## TIMING DIAGRAM


Port/single-chip mode timing diagram



Note :  $V_{IH}=0.8V_{CC}$ ,  $V_{IL}=0.16V_{CC}$  of  $X_{IN}$

Master CPU bus interface/ R and W separation type timing diagram


### Read




MITSUBISHI MICROCOMPUTERS  
**M37450E8-XXXSP/FP**  
**M37450E8SS/FS**

PROM VERSION of M37450M8-XXXSP/FP

Write



Master CPU interface/ R/W type timing diagram



**MITSUBISHI MICROCOMPUTERS**  
**M37450E8-XXXSP/FP**  
**M37450E8SS/FS**

**PROM VERSION of M37450M8-XXXSP/FP**

---

**Local bus timing diagram**

