MC9S08PL16S Data Sheet

Supports: MC9S08PL16S and MC9S08PL8S Key features

- 8-Bit S08 central processor unit (CPU)
 - Up to 20 MHz bus at 2.7 V to 5.5 V across operating temperature range
 - Supporting up to 30 interrupt/reset sources
 - Supporting up to four-level nested interrupt
 - On-chip memory
 - Up to 1 KB random-access memory (RAM)
 - Flash and RAM access protection
- · Power-saving modes
 - One low power stop mode; reduced power wait mode
 - Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
- Clocks
 - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution; 1% deviation across temperature range of 0 °C to 70°C, 1.5% deviation across temperature range of -40 °C to 85 °C; Up to 20 MHz
 - Oscillator (XOSC) Loop-controlled Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 39.0625 kHz or 4 MHz to 20 MHz
- System protection
 - Watchdog with independent clock source
 - Low-voltage detection with reset or interrupt; selectable trip points
 - Illegal opcode detection with reset
 - Illegal address detection with reset

MC9S08PL16S

- Peripherals
 - ADC 12-channel, 10-bit resolution; 2.5 μs conversion time; eight-level data FIFO with optional watermark; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop; optional hardware trigger
 - FTM Two flex timer modulators (FTM) modules including one 6-channel (FTM2) and one 2-channel (FTM0) backward compatible with TPM modules; 16-bit counter; each channel can be configured for input capture, output compare, edge- or centeraligned PWM mode
 - MTIM One modulo timer with 8-bit prescaler and overflow interrupt
 - SCI One serial communications interface (SCI/ UART) modules optional 13-bit break; Full duplex non-return to zero (NRZ); LIN extension support
 - I2C One inter-integrated circuit module; up to 400 kbps; multi-master operation; programmable slave address; supporting broadcast mode and 10-bit addressing; supporting SMBUS
 - ACMP One analog comparator with both positive and negative inputs; selectable voltage reference provided by on-chip 6-bit DAC; separately selectable interrupt on rising and falling comparator output
 - RTC 16-bit real timer counter (RTC)
 - CRC Cyclic Redundancy Check with programmable 16-/32-bit polynomial generator
 - KBI Up to 8 keyboard interrupt inputs
- Development support
 - Single-wire background debug interface
 - Breakpoint capability to allow three breakpoints setting during in-circuit debugging
 - On-chip in-circuit emulator (ICE) debug module containing two comparators and nine trigger modes
- Input/Output
 - Up to 18 GPIOs including one output-only pin (PTA4)
 - One 8-bit keyboard interrupt modules (KBI)
 - One true open drain pin (PTB0)

NXP reserves the right to change the production detail specifications as may be required to permit improvements in the design of its products.



- Package options

 - 20-pin TSSOP16-pin TSSOP
 - 8-pin SOIC

Table of Contents


1	Ove	rview	
	1.1	MCU b	lock diagram4
	1.2	Periphe	eral register addresses5
	1.3	System	interconnection
2	Ord	erable pa	art numbers
3	Part	identific	cation7
	3.1	Descrip	otion7
	3.2	Format	
	3.3	Fields	7
	3.4	Examp	le
4	Para	meter C	lassification
5	Rati	ngs	
	5.1	Therma	al handling ratings9
	5.2	Moistu	re handling ratings9
	5.3	ESD ha	andling ratings9
	5.4	Voltage	e and current operating ratings10
6	Gen	eral	
	6.1	Nonsw	itching electrical specifications11
		6.1.1	DC characteristics
		6.1.2	Supply current characteristics
		6.1.3	EMC performance

	6.2	Switchi	ng specifications
		6.2.1	Control timing17
		6.2.2	Debug trace timing specifications
		6.2.3	FTM module timing19
	6.3	Therma	l specifications20
		6.3.1	Thermal characteristics
7	Perij	pheral op	erating requirements and behaviors21
	7.1	Externa	l oscillator (XOSC) and ICS characteristics21
	7.2	NVM sj	pecifications
	7.3	Analog.	
		7.3.1	ADC characteristics
		7.3.2	Analog comparator (ACMP) electricals
	7.4	Commu	nication interfaces
		7.4.1	Inter-Integrated Circuit Interface (I2C) timing27
8	Dim	ensions	
	8.1	Obtaini	ng package dimensions28
9	Pino	ut	
	9.1	Signal r	nultiplexing and pin assignments
	9.2	Device	pin assignment29
10	Harc	lware de	sign consideration
11	Revi	sion hist	ory

1 Overview

1.1 MCU block diagram

The block diagram below shows the structure of the MCUs.



1. PTA4/FTM0CH1O/ACMP0O/BKGD/MS is an output-only pin when used as port pin.

2. PTB0 operates as true-open drain when working as output.

Figure 1. MCU block diagram

1.2 Peripheral register addresses

The following table shows the register availability of the devices.

Table 1.	Peripheral	register	addresses
----------	------------	----------	-----------

Address	Size (Byte)	Peripheral
0x0000-0x0002	3	Port data
0x0010-0x0017	8	ADC
0x0018-0x001B	4	MTIMO
0x0020-0x002A	11	FTM0
0x002C-0x002F	4	ACMP0
0x003B-0x003B	1	IRQ
0x003C-0x003C	1	KBI0
0x003E-0x003F	2	IPC
0x3000-0x300B	12	SYS
0x300C-0x300F	4	SCG
0x3010-0x301F	16	DBG
0x3020-0x302C	13	NVM
0x3038-0x303C	5	ICS
0x303E-0x303E	1	OSC
0x3040-0x3041	2	PMC
0x304A-0x304B	2	SYS (ILLA)
0x3050-0x305A	11	IPC
0x3060-0x3068	9	CRC
0x306A-0x306F	6	RTC
0x3070-0x307B	12	I ² C
0x307C-0x307D	2	KBI0
0x3080-0x3087	8	SCI0
0x30AC-0x30AD	2	ADC
0x30B0-0x30B2	3	Port output enable
0x30B8-0x30BA	3	Port input enable
0x30C0-0x30D6	23	FTM2
0x30EC-0x30EF	4	Port filter
0x30F0-0x30F2	3	Port pullup
0x30F8-0x30FF	8	SYS (UUID)

Orderable part numbers

1.3 System interconnection

This device contains a set of system-level logics for module-to-module interconnection for flexible configuration. These interconnections provide the hardware trigger function between modules with least software configuration, which is ideal for infrared communication, serial communication baudrate detection, low-end motor control, metering clock calibration, and other general-purpose applications.




Figure 2. System interconnection diagram

2 Orderable part numbers

The following table summarizes the part numbers of the devices covered by this document.

Feature	MC9S08PL16S			MC9S08PL8S			
Part number	СТЈ	CTG	CSC ¹	СТЈ	CTG	CSC ¹	
Max. frequency (MHz)	20	20	20	20	20	20	
Flash memory (KB)	16	16	16	8	8	8	
RAM (KB)	1	1	1	1	1	1	

Table 2. Orderable part numbers summary

Table continues on the next page...

Feature		MC9S08PL16	6S		MC9S08PL8	S
Part number	СТЈ	CTG	CSC ¹	СТЈ	CTG	CSC ¹
10-bit ADC	12ch	8ch	4ch	12ch	8ch	4ch
ACMP	1	1	1	1	1	1
16-bit FlexTimer	6ch+2ch	2ch+2ch	2ch	6ch+2ch	2ch+2ch	2ch
8-bit Modulo timer	1	1	1	1	1	1
RTC	Yes	Yes	Yes	Yes	Yes	Yes
12C	1	1	1	1	1	1
SCI (LIN Capable)	1	1	1	1	1	1
WCOP	Yes	Yes	Yes	Yes	Yes	Yes
CRC	Yes	Yes	Yes	Yes	Yes	Yes
KBI pins	8	8	4	8	8	4
GPIO	18	14	6	18	14	6
Package	20-TSSOP	16-TSSOP	8-SOIC	20-TSSOP	16-TSSOP	8-SOIC

Table 2. Orderable part numbers summary (continued)

1. To confirm current availability of ordererable part numbers, go to http://www.nxp.com and perform a part number search.

3 Part identification

3.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

3.2 Format

Part numbers for this device have the following format:

MC 9 S08 PL AA S B CC

3.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Parameter Classification

Field	Description	Values
MC	Qualification status	MC = fully qualified, general market flow
9	Memory	• 9 = flash based
S08	Core	• S08 = 8-bit CPU
PL	Device family	• PL
AA	Approximate flash size in KB	 16 = 16 KB 8 = 8 KB
S	Sub-family	• S
В	Operating temperature range (°C)	• C = -40 to 85
CC	Package designator	 TJ = 20-TSSOP TG = 16-TSSOP SC = 8-SOIC

3.4 Example

This is an example part number:

MC9S08PL16SCTG

4 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 3. Parameter Classifications

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

5 Ratings

5.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free	—	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

5.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level		3		1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

5.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 125 °C	-100	+100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test.
 - Test was performed at 125 °C case temperature (Class II).
 - I/O pins pass +100/-100 mA I-test with I_{DD} current limit at 400 mA.
 - I/O pins pass +30/-100 mA I-test with I_{DD} current limit at 1000mA.
 - Supply groups pass 1.5 Vccmax.
 - · RESET_b pin was only tested with negative I-test due to product conditioning requirement.

5.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
V _{DD}	Supply voltage	-0.3	6.0	V
I _{DD}	Maximum current into V _{DD}	—	120	mA
V _{DIO}	Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin)	-0.3	V _{DD} + 0.3	V
	Digital input voltage (true open drain pin)	-0.3	6	V
V _{AIO}	Analog ¹ , RESET, EXTAL, and XTAL input voltage	-0.3	V _{DD} + 0.3	V
I _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V _{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V

1. All digital I/O pins, except open-drain pin , are internally clamped to V_{SS} and V_{DD} . is only clamped to V_{SS} .

6 General

6.1 Nonswitching electrical specifications

6.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Symbol	С		Descriptions		Min	Typical ¹	Max	Unit
—	_	Oper	ating voltage	_	2.7	—	5.5	V
V _{OH}	Р	Output high voltage	All I/O pins, standard- drive strength	5 V, I _{load} = -5 mA	V _{DD} - 0.8			V
	С			3 V, I _{load} = -2.5 mA	V _{DD} - 0.8		—	V
I _{OHT}	D	Output high	Max total I _{OH} for all	5 V	—	_	-100	mA
		current	ports	3 V	_	_	-50	
V _{OL}	Ρ	Output low voltage	All I/O pins, standard- drive strength	5 V, I _{load} = 5 mA	_	—	0.8	V
	С			3 V, I _{load} = 2.5 mA		—	0.8	V
I _{OLT}	D	Output low	Max total I _{OL} for all	5 V	—	_	100	mA
		current	ports	3 V	_		50	
V _{IH}	Р	Input high All digital inputs		V _{DD} >4.5V	$0.70 \times V_{DD}$	_	_	V
	С	voltage		V _{DD} >2.7V	$0.75 \times V_{DD}$	_	—	
V _{IL}	Р	Input low	All digital inputs	V _{DD} >4.5V	_	_	$0.30 \times V_{DD}$	V
	С	voltage		V _{DD} >2.7V	_	—	$0.35 \times V_{DD}$	
V _{hys}	С	Input hysteresis	All digital inputs	_	$0.06 \times V_{DD}$	—	—	mV
{In}	Р	Input leakage current	All input only pins (per pin)	$V{IN} = V_{DD}$ or V_{SS}		0.1	1	μA
ll _{oz} l	Ρ	Hi-Z (off- state) leakage current	All input/output (per pin)	$V_{IN} = V_{DD}$ or V_{SS}	—	0.1	1	μA
II _{OZTOT} I	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	$V_{IN} = V_{DD}$ or V_{SS}	_	_	2	μA
R _{PU}	Ρ	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTB0)	_	30.0		50.0	kΩ

Table 4. DC characteristics

Table continues on the next page...

Nonswitching electrical specifications

Symbol	С		Descriptions		Min	Typical ¹	Мах	Unit
R _{PU} ²	Ρ	Pullup resistors	PTB0 pin	_	30.0		60.0	kΩ
I _{IC}	D	DC injection	Single pin limit	V _{IN} < V _{SS} ,	-0.2	—	2	mA
		current ^{3, 4, 5}	Total MCU limit, includes sum of all stressed pins	V _{IN} > V _{DD}	-5	_	25	
C _{In}	С	Input capacitance, all pins		_	_	_	7	pF
V _{RAM}	С	RAM re	etention voltage	_	2.0	—	_	V

Table 4. DC characteristics (continued)

- 1. Typical values are measured at 25 °C. Characterized, not tested.
- 2. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 3. All functional non-supply pins, except for PTB0, are internally clamped to V_{SS} and V_{DD} .
- 4. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
- 5. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current (V_{In} > V_{DD}) is higher than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Symbol	С	Descr	iption	Min	Тур	Max	Unit
V _{POR}	D	POR re-arm	POR re-arm voltage ^{1, 2}		1.75	2.0	V
V _{LVDH}	С	threshold - high	Falling low-voltage detect threshold - high range (LVDV = 1) ³		4.3	4.4	V
V _{LVW1H}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V _{LVW2H}	С	warning threshold - high range	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V _{LVW3H}	С		Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V _{LVW4H}	С		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V _{HYSH}	С	High range detect/warnir		—	100		mV
V _{LVDL}	С	Falling low-vo threshold - low 0	range (LVDV =	2.56	2.61	2.66	V
V _{LVDW1L}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
V _{LVDW2L}	С	warning threshold - low range	Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
V _{LVDW3L}	С		Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V

Table 5. LVD and POR Specification

Table continues on the next page ...

Symbol	С	Description	Min	Тур	Max	Unit
V _{LVDW4L}	С	Level 4 falling (LVWV = 11)	2.92	3.0	3.08	V
V _{HYSDL}	С	Low range low-voltage detect hysteresis		40	_	mV
V _{HYSWL}	С	Low range low-voltage warning hysteresis		80		mV
V _{BG}	Р	Buffered bandgap output ⁴	1.14	1.16	1.18	V

Table 5. LVD and POR Specification (continued)

1. Maximum is highest voltage that POR is guaranteed.

- 2. POR ramp time must be longer than 20us/V to get a stable startup.
- 3. Rising thresholds are falling threshold + hysteresis.
- 4. Voltage factory trimmed at V_{DD} = 5.0 V, Temp = 25 °C




Figure 3. Typical I_{OH} Vs. V_{DD} - V_{OH} (standard drive strength) (V_{DD} = 5 V)

Nonswitching electrical specifications





Figure 4. Typical I_{OH} Vs. V_{DD} - V_{OH} (standard drive strength) (V_{DD} = 3.5 V)








Figure 6. Typical I_{OL} Vs. V_{OL} (standard drive strength) (V_{DD} = 3.5 V)

6.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typical ¹	Max	Unit
1	С	Run supply current FEI mode,	RI _{DD}	20 MHz	5	5.60	—	mA
	С	all modules on; run from flash		10 MHz		3.91	—	
				1 MHz		2.34	—	
	С			20 MHz	3	5.57	_	
	С			10 MHz		3.91	—	
				1 MHz		2.34	—	
2	С	Run supply current FEI mode,	RI _{DD}	20 MHz	5	4.44	—	mA
	С	all modules off and gated; run from flash		10 MHz		3.34	—	
				1 MHz		2.29	—	
	С			20 MHz	3	4.43	—	
	С			10 MHz]	3.34	—	
				1 MHz]	2.29	—	

Table 6. Supply current characteristics in operating temperature range

Table continues on the next page ...

Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typical ¹	Max	Unit
3	Р	Run supply current FBE	RI _{DD}	20 MHz	5	5.52	7	mA
	С	mode, all modules on; run from RAM		10 MHz		3.51	_	
				1 MHz		1.70	_	
	С			20 MHz	3	5.51	_	
	С			10 MHz		3.50	_	
				1 MHz		1.69	_	
4	Р	Run supply current FBE	RI _{DD}	20 MHz	5	4.37	5.5	mA
	С	mode, all modules off and gated; run from RAM		10 MHz		2.94	_	
		galea, fuir noin riam		1 MHz		1.64	_	
	С			20 MHz	3	4.36	_	
	С			10 MHz		2.93	_	
				1 MHz		1.64	_	
5	С	Wait mode current FEI mode,	WI _{DD}	20 MHz	5	4.17	_	mA
	С	all modules on		10 MHz		2.87	_	
				1 MHz		1.64	_	
	С			20 MHz	3	4.16	—	
				10 MHz		2.87	_	
				1 MHz		1.63	_	
6	С	Stop3 mode supply current	S3I _{DD}	—	5	1.3	—	μA
	С	no clocks active (except 1 kHz LPO clock) ^{2, 3}			3	1.2	_	
7	С	ADC adder to stop3	_	—	5	85	_	μA
	С	ADLPC = 1	_	—	3	80	_	
		ADLSMP = 1						
		ADCO = 1						
		MODE = 10B						
		ADICLK = 11B						
8	С	LVD adder to stop3 ⁴	_		5	126	_	μA
	С				3	123	-	1

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

2. RTC adder cause <1 µA I_{DD} increase typically, RTC clock source is 1 kHz LPO clock.

3. ACMP adder cause <10 μ A I_{DD} increase typically.

4. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

6.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software

operation all play a significant role in EMC performance. The system designer should consult NXP applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

6.2 Switching specifications

6.2.1 Control timing

Num	С	Rating	3	Symbol	Min	Typical ¹	Max	Unit
1	Р	Bus frequency (t _{cyc} = 1/f _{Bus}))	f _{Bus}	DC		20	MHz
2	Р	Internal low power oscillato	r frequency	f _{LPO}	0.67	1.0	1.25	KHz
3	D	External reset pulse width ²		t _{extrst}	1.5 × t _{cyc}	_	—	ns
4	D	Reset low drive		t _{rstdrv}	34 × t _{cyc}			ns
5	D	BKGD/MS setup time after debug force reset to enter u		t _{MSSU}	500	_	_	ns
6	D	BKGD/MS hold time after is debug force reset to enter u	t _{MSH}	100	_	—	ns	
7	D	IRQ pulse width	Asynchronous path ²	tı∟ıн	100	_	_	ns
	D		Synchronous path ⁴	t _{IHIL}	$1.5 imes t_{cyc}$	_	_	ns
8	D	Keyboard interrupt pulse width	Asynchronous path ²	tı∟ıн	100	_	—	ns
	D		Synchronous path	t _{IHIL}	1.5 × t _{cyc}	_	—	ns
9	С	Port rise and fall time -	—	t _{Rise}	—	10.2	_	ns
	С	standard drive strength (load = 50 pF) ⁵		t _{Fall}		9.5		ns
	С	Port rise and fall time -	_	t _{Rise}		5.4		ns
	С	high drive strength (load = 50 pF) ⁵		t _{Fall}		4.6		ns

Table 7. Control timing

- 1. Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.
- 4. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 5. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels in operating temperature range.




Figure 7. Reset timing





Figure 8. IRQ/KBIPx timing

6.2.2 Debug trace timing specifications Table 8. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
t _{cyc}	Clock period	Frequency	dependent	MHz
t _{wl}	Low pulse width	2	_	ns
t _{wh}	High pulse width	2	_	ns
t _r	Clock and data rise time	—	3	ns
t _f	Clock and data fall time	—	3	ns
t _s	Data setup	3	—	ns
t _h	Data hold	2	_	ns








Figure 10. Trace data specifications

6.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz
2	D	External clock period	t _{TCLK}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5		t _{cyc}

Table 9. FTM input timing




Figure 11. Timer external clock




Figure 12. Timer input capture pulse

6.3 Thermal specifications

6.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A ¹	T_L to T_H -40 to 85	°C
Junction temperature range	TJ	-40 to 105	٥C
	Thermal resistance	single-layer board ^{2, 3}	
20-pin TSSOP	R _{θJA}	116	°C/W
16-pin TSSOP	R _{θJA}	130	°C/W
8-pin SOIC	R _{θJA}	150	°C/W
	Thermal resistance	four-layer board ^{2, 3}	
20-pin TSSOP	R _{θJA}	76	°C/W
16-pin TSSOP	R _{0JA}	87	°C/W
8-pin SOIC	R _{0JA}	87	°C/W
	Thermal resistance	e, junction to board ⁴	
20-pin TSSOP	R _{θJB}	42	°C/W
16-pin TSSOP	R _{θJB}	48	°C/W
8-pin SOIC	R _{θJB}	47	°C/W
	Thermal resistance	e, junction to case ⁵	
20-pin TSSOP	R _{θJC}	27	°C/W
16-pin TSSOP	R _{θJC}	33	°C/W
8-pin SOIC	R _{θJC}	46	°C/W
Thermal charact	erization parameter, junction to	package top outside center (nat	ural convection) ⁶
20-pin TSSOP	Ψ _{JT}	7	°C/W
16-pin TSSOP	Ψ _{JT}	10	°C/W
8-pin SOIC	Ψ_{JT}	18	°C/W

Table 10.	Thermal	characteristics
-----------	---------	-----------------

1. Maximum T_A can be exceeded only if the user ensures that T_J does not exceed the maximum. The simplest method to determine T_J is: $T_J = T_A + R_{\theta JA} x$ chip power dissipation.

Peripheral operating requirements and behaviors

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 3. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

7 Peripheral operating requirements and behaviors

7.1 External oscillator (XOSC) and ICS characteristics

Table 11. XOSC and ICS specifications in operating temperature range

Num	С	C	haracteristic	Symbol	Min	Typical ¹	Max	Unit
1	С	Oscillator	Low range (RANGE = 0)	f _{lo}	31.25	32.768	39.0625	kHz
	С	crystal or resonator	High range (RANGE = 1) FEE or FBE mode ²	f _{hi}	4	_	20	MHz
	С		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	f _{hi}	4		20	MHz
	С		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f _{hi}	4	_	20	MHz
2	D	Lo	bad capacitors	C1, C2		See Note ³		
3	D	Feedback resistor	Low Frequency, Low-Power Mode ⁴	R_{F}	—	_	_	MΩ
			Low Frequency, High-Gain Mode		_	10	_	ΜΩ
			High Frequency, Low- Power Mode		_	1	_	ΜΩ
			High Frequency, High-Gain Mode		—	1	_	MΩ
4	D	Series resistor -	Low-Power Mode ⁴	R _S		—	_	kΩ
		Low Frequency	High-Gain Mode			200	—	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode ⁴	R _S	—	_	_	kΩ
	D	Series resistor -	4 MHz		—	0	—	kΩ
	D	High Frequency,	8 MHz		—	0	—	kΩ
	D	High-Gain Mode	16 MHz		—	0	—	kΩ
6	С	Crystal start-up	Low range, low power	t _{CSTL}		1000	—	ms
	С	time Low range = 32.768 kHz	Low range, high power			800		ms
	С		High range, low power	t _{CSTH}		3		ms

Table continues on the next page...

Num	С	C	haracteristic	Symbol	Min	Typical ¹	Max	Unit
	С	crystal; High range = 20 MHz crystal ⁵ , ⁶	High range, high power		_	1.5	—	ms
7	Т	Internal re	eference start-up time	t _{IRST}	—	20	50	μs
8	D	Square wave	FEE or FBE mode ²	f _{extal}	0.03125	—	5	MHz
	D	input clock frequency			0	—	20	MHz
9	Р	Average internal reference frequency - trimmed		f _{int_t}	—	31.25	—	kHz
10	Р	DCO output fi	requency range - trimmed	f _{dco_t}	16	—	20	MHz
11	Р	Total deviation of DCO output	Over full voltage and temperature range	Δf_{dco_t}	—	—	±1.5	%f _{dco}
	С	from trimmed frequency ⁵	Over fixed voltage and temperature range of 0 to 70 °C				±1.0	
12	С	FLL acquisition time ⁵ , ⁷		t _{Acquire}		—	2	ms
13	С	• •	tter of DCO output clock d over 2 ms interval) ⁸	C _{Jitter}	—	0.02	0.2	%f _{dco}

Table 11. XOSC and ICS specifications in operating temperature range (continued)

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C₁,C₂), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.




Figure 13. Typical crystal or resonator circuit

7.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash memories.

С	Characteristic	Symbol	Min	Typical	Max	Unit ¹
D	NVM Bus frequency	f _{NVMBUS}	1	—	20	MHz
D	NVM Operating frequency	f _{NVMOP}	0.8	1.0	1.05	MHz
С	FLASH Program/erase endurance across operating temperature	n _{FLPE}	10 k	100 k	—	Cycles
С	Data retention at an average junction temperature of T _{Javg} = 85 °C after up to 10,000 program/erase cycles	t _{D_ret}	15	100	_	years

Table 12. Flash clock timing characteristics

1. $t_{cyc} = 1 / f_{NVMBUS}$

All timing parameters are a function of the bus clock frequency, F_{NVMBUS} . All program and erase times are also a function of the NVM operating frequency, f_{NVMOP} .

Each command timing is given by:

 $t_{command} = f_{NVMOP} \text{ cycle} \times 1/f_{NVMOP} + f_{NVMBUS} \text{ cycle} \times 1/f_{NVMBUS}$

Table 13. Flash timing characteristics

С	Characteristic	Symbol	f _{NVMOP} cycle	f _{NVMBUS} cycle
D	Erase Verify All Blocks	t _{VFYALL}	—	5050
D	Erase Verify Flash Block	t _{RD1BLK}	—	4631
D	Erase Verify Flash Section	t _{RD1SEC}	—	494
D	Read Once	t _{RDONCE}	_	450
D	Program Flash (2 word)	t _{PGM2}	68	1407
D	Program Flash (4 word)	t _{PGM4}	122	2138
D	Program Once	t _{PGMONCE}	122	2090
D	Erase All Blocks	t _{ERSALL}	100066	5455
D	Erase Flash Block	t _{ERSBLK}	100060	4954
D	Erase Flash Sector	t _{ERSPG}	20015	878
D	Unsecure Flash	t _{UNSECU}	100066	5442
D	Verify Backdoor Access Key	t _{VFYKEY}	—	464
D	Set User Margin Level	t _{MLOADU}	_	413

Program and erase operations do not require any special power sources other than the normal V_{DDX} supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

7.3 Analog

7.3.1 ADC characteristics

Characteri stic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
Supply	Absolute	V _{DDA}	2.7	_	5.5	V	—
voltage	Delta to V _{DD} (V _{DD} -V _{DDAD})	ΔV_{DDA}	-100	0	+100	mV	
Ground voltage	Delta to $V_{SS} (V_{SS} - V_{SSA})^2$	ΔV _{SSA}	-100	0	+100	mV	
Input voltage		V _{ADIN}	V _{REFL}	—	V _{REFH}	V	
Input capacitance		C _{ADIN}	_	4.5	5.5	pF	
Input resistance		R _{ADIN}	_	3	5	kΩ	_
Analog source	10-bit mode • f _{ADCK} > 4 MHz	R _{AS}	_	_	5	kΩ	External to MCU
resistance	• f _{ADCK} < 4 MHz		_	—	10		
	8-bit mode		—	—	10		
	(all valid f _{ADCK})						
ADC	High speed (ADLPC=0)	f _{ADCK}	0.4	_	8.0	MHz	_
conversion clock frequency	Low power (ADLPC=1)		0.4	_	4.0		

Table 14. 5 V 10-bit ADC operating conditions

1. Typical values assume $V_{DDA} = 5.0 \text{ V}$, Temp = 25°C, $f_{ADCK}=1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

2. DC potential difference.




Figure 14. ADC input impedance equivalency diagram

Table 15.	10-bit ADC Characterist	$cs(V_{REFH} = V_{DD})$	_A , V _{REFL} = V _{SSA})
-----------	-------------------------	-------------------------	---

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit
Supply current		Т	I _{DDA}	_	133	_	μA
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDA}	_	218	_	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I _{DDA}	_	327	—	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDAD}	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I _{DDA}	_	0.011	1	μA
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f _{ADACK}	2	3.3	5	MHz

Table continues on the next page ...

Peripheral operating requirements and behaviors

Characteristic	Conditions	С	Symb	Min	Typ ¹	Мах	Unit
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t _{ADC}	_	20	_	ADCK cycles
time)	Long sample (ADLSMP = 1)			—	40	_	
Sample time	Short sample (ADLSMP = 0)	Т	t _{ADS}	_	3.5	—	ADCK cycles
	Long sample (ADLSMP = 1)			_	23.5	—	
Total unadjusted Error ²	10-bit mode	Р	E _{TUE}	_	±1.5	±2.0	LSB ³
	8-bit mode	Р		_	±0.7	±1.0	
Differential Non-	10-bit mode ⁴	Р	DNL		±0.25	±0.5	LSB ³
Linearity	8-bit mode ⁴	Р		_	±0.15	±0.25	
Integral Non-Linearity	10-bit mode	Т	INL	_	±0.3	±0.5	LSB ³
	8-bit mode	Т			±0.15	±0.25	
Zero-scale error ⁵	10-bit mode	Р	E _{zs}	_	±0.25	±1.0	LSB ³
	8-bit mode	Р			±0.65	±1.0	
Full-scale error ⁶	10-bit mode	Т	E _{FS}	_	±0.5	±1.0	LSB ³
	8-bit mode	Т		_	±0.5	±1.0	
Quantization error	≤10 bit modes	D	Eq	_	_	±0.5	LSB ³
Input leakage error ⁷	all modes	D	E _{IL}		I _{In} * R _{AS}	!	mV
Temp sensor slope	-40°C– 25°C	D	m	—	3.266	_	mV/°C
	25°C– 85°C			—	3.638	—	1
Temp sensor voltage	25°C	D	V _{TEMP25}		1.396	—	V

Table 15. 10-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

1. Typical values assume $V_{DDA} = 5.0 \text{ V}$, Temp = 25°C, $f_{ADCK}=1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

- 2. Includes quantization.
- 3. 1 LSB = $(V_{\text{REFH}} V_{\text{REFL}})/2^{N}$
- 4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 5. $V_{ADIN} = V_{SSA}$
- 6. $V_{ADIN} = V_{DDA}$
- 7. I_{In} = leakage current (refer to DC characteristics)

7.3.2 Analog comparator (ACMP) electricals

Table 16. Comparator electrical specifications

С	Characteristic	Symbol	Min	Typical	Мах	Unit
D	Supply voltage	V _{DDA}	2.7		5.5	V
Т	Supply current (Operation mode)	I _{DDA}	—	10	20	μA
D	Analog input voltage	V _{AIN}	V _{SS} - 0.3		V _{DDA}	V

Table continues on the next page...

С	Characteristic	Symbol	Min	Typical	Мах	Unit
Р	Analog input offset voltage	V _{AIO}	—	—	40	mV
С	Analog comparator hysteresis (HYST=0)	V _H	—	15	20	mV
С	Analog comparator hysteresis (HYST=1)	V _H		20	30	mV
Т	Supply current (Off mode)	IDDAOFF		60		nA
С	Propagation Delay	t _D		0.4	1	μs

Table 16. Comparator electrical specifications (continued)

7.4 Communication interfaces

7.4.1 Inter-Integrated Circuit Interface (I2C) timing Table 17. I2C timing

Characteristic	Symbol	Standa	rd Mode	Fast	Mode	Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f _{SCL}	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t _{HD} ; STA	4		0.6	—	μs
LOW period of the SCL clock	t _{LOW}	4.7	—	1.3	—	μs
HIGH period of the SCL clock	t _{HIGH}	4	—	0.6	_	μs
Set-up time for a repeated START condition	t _{SU} ; STA	4.7	_	0.6	—	μs
Data hold time for I ² C bus devices	t _{HD} ; DAT	01	3.45 ²	0 ³	0.9 ¹	μs
Data set-up time	t _{SU} ; DAT	250 ⁴		100 ^{2, 5}	_	ns
Rise time of SDA and SCL signals	t _r	_	1000	20 +0.1C _b ⁶	300	ns
Fall time of SDA and SCL signals	t _f	—	300	20 +0.1C _b ⁵	300	ns
Set-up time for STOP condition	t _{SU} ; STO	4		0.6		μs
Bus free time between STOP and START condition	t _{BUF}	4.7		1.3	—	μs
Pulse width of spikes that must be suppressed by the input filter	t _{SP}	N/A	N/A	0	50	ns

1. The master mode I²C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.

2. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.

- 3. Input signal Slew = 10 ns and Output Load = 50 pF
- 4. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 5. A Fast mode l²C bus device can be used in a Standard mode l2C bus system, but the requirement t_{SU; DAT} ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250 ns (according to the Standard mode l²C bus specification) before the SCL line is released.
- 6. C_b = total capacitance of the one bus line in pF.




Figure 15. Timing definition for fast and standard mode devices on the I²C bus

8 Dimensions

8.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
16-pin TSSOP	98ASH70247A
20-pin TSSOP	98ASH70169A
8-pin SOIC	98ASB42564B

9 Pinout

9.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Pin number			Lowest Priority <> Highest					
20-TSSOP	16-TSSOP	8-SOIC	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	Alt 5
1	1	1	PTA5	IRQ	FTM0CH0	TCLK0	-	RESET

Table 18. Pin availability by package pin-count

Table continues on the next page ...

Pin number			Lowest Priority <> Highest						
20-TSSOP	16-TSSOP	8-SOIC	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	Alt 5	
2	2	2	PTA4	-	FTM0CH1	ACMP0O	BKGD	MS	
3	3	3	-	-	-	-	-	VDD	
4	4	4	-	-	-	-	-	VSS	
5	5		PTB7	-	-	SCL	-	EXTAL	
6	6		PTB6	-	-	SDA	-	XTAL	
7	7		PTB5	-	FTM2CH5	-	-	-	
8	8		PTB4	-	FTM2CH4	-	-	-	
9	-		PTC3	-	FTM2CH3	-	-	ADP11	
10	-		PTC2	-	FTM2CH2	-	-	ADP10	
11	-		PTC1	-	FTM2CH1	-	-	ADP9	
12	-		PTC0	-	FTM2CH0	-	-	ADP8	
13	9		PTB3	KBI0P7	SCL	TCLK2	-	ADP7	
14	10		PTB2	KBI0P6	SDA	-	-	ADP6	
15	11		PTB1	KBI0P5	TXD0	-	-	ADP5	
16	12		PTB0 ¹	KBI0P4	RXD0	-	-	ADP4	
17	13	5	PTA3	KBI0P3	TXD0	SCL	-	ADP3	
18	14	6	PTA2	KBI0P2	RXD0	SDA	-	ADP2	
19	15	7	PTA1	KBI0P1	FTM0CH1	-	-	ACMP0IN1/ ADP1	
20	16	8	PTA0	KBI0P0	FTM0CH0	-	-	ACMP0IN0/ ADP0	

1. This is a true open-drain pin when operated as output.

NOTE

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

9.2 Device pin assignment

Hardware design consideration




Figure 18. 8-pin SOIC package

10 Hardware design consideration

This device contains protective circuitry to guard against damage due to high static voltage or electric fields. However, take normal precautions to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit.

- Place connectors or cables on one edge of the board and do not place digital circuits between connectors.
- Drivers and filters for I/O functions must be placed as close to the connectors as possible. Connect TVS devices at the connector to a good ground. Connect filter capacitors at the connector to a good ground. Consider to add ferrite bead or inductor to some sensitive lines.
- Physically isolate analog circuits from digital circuits if possible.
- Place input filter capacitors as close to the MCU as possible.

- Place the filtering capacitor (0.01 μ F 0.1 μ F typically) as close as possible to the device pin on the application board for better ESD protection.
- Keep unused I/O pins floating, and then set them as output low in software.

11 Revision history

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
2	10/2019	Initial public release.
2.1	11/2019	 Added note to the I_{LAT} in the ESD handling ratings. Added Hardware design consideration.
3	06/2020	Added IIC and related information in the whole book.

Table 19. Revision history

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2018–2020 NXP B.V.

Document Number MC9S08PL16S Revision 3, 06/2020

