# 1/8, 1/9-Duty Dot Matrix LCD Controller / Driver with Key Input Function

#### Overview

The LC75812PT is 1/8, 1/9 duty dot matrix LCD display controllers/drivers that support the display of characters, numbers, and symbols. In addition to generating dot matrix LCD drive signals based on data transferred serially from a microcontroller, the LC75812PT also provide on-chip character display ROM and RAM to allow display systems to be implemented easily. These products also provide up to 3 general-purpose output ports and incorporate a key scan circuit that accepts input from up to 35 keys to reduce printed circuit board wiring.

#### Features

- Key input function for up to 35 keys
- (A key scan is performed only when a key is pressed.)
- Controls and drives a 5×7 or 5×8 dot matrix LCD.
- Supports accessory display segment drive (up to 65 segments)
- Display technique: 1/8 duty 1/4 bias drive (5×7 dots) 1/9 duty 1/4 bias drive (5×8 dots)
- Display digits: 13 digits×1 line (5×7 dots), 12 digits×1 line (5×8 dots)
- Display control memory
  - CGROM: 240 characters (5×7 or 5×8 dots) CGRAM: 16 characters (5×7 or 5×8 dots) ADRAM: 13×5 bits DCRAM: 52×8 bits
- Instruction function Display on/off control
  - Display shift function
- Sleep mode can be used to reduce current drain.
- Built-in display contrast adjustment circuit
- Switching between key scan output and general-purpose output ports can be controlled with instructions.
- PWM output for adjusting the LED backlight brightness
- The frame frequency of the common and segment output waveforms can be controlled by instructions.
- Serial data control of switching between the RC oscillator operating mode and external clock operating mode.
- Independent LCD driver block power supply V<sub>LCD</sub>
- A voltage detection type reset circuit is provided to initialize the IC and prevent incorrect display.
- The INH pin is provided. This pin turns off the display, disables key scanning, and forces the general-purpose output ports to the low level.
- RC oscillator circuit


\* Computer Control Bus (CCB) is an ON Semiconductor's original bus format and the bus addresses are controlled by ON Semiconductor.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 55 of this data sheet.



www.onsemi.com



TQFP100 14x14 / TQFP100

### Specifications

### Absolute Maximum Ratings at Ta = 25°C, V<sub>SS</sub> = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>	-0.3 to +4.2	Ň
	V <sub>LCD</sub> max	V <sub>LCD</sub>	–0.3 to +11.0	V
Input voltage		CE, CL, DI, INH	-0.3 to +4.2	
	V <sub>IN</sub> 1	CE, CL, DI, INH	0.2 to 16 5	
		V <sub>DD</sub> =2.7 to 3.6V	–0.3 to +6.5	V
	V <sub>IN</sub> 2	OSC, KI1 to KI5, TEST	–0.3 to V <sub>DD</sub> +0.3	
	V <sub>IN</sub> 3	V <sub>LCD</sub> 1, V <sub>LCD</sub> 2, V <sub>LCD</sub> 3, V <sub>LCD</sub> 4	–0.3 to V <sub>LCD</sub> +0.3	
Output voltage	VOUT1	DO	-0.3 to +6.5	
	V <sub>OUT</sub> 2	OSC, KS1 to KS7, P1 to P3	–0.3 to V <sub>DD</sub> +0.3	V
	VOUT3	V <sub>LCD</sub> 0, S1 to S65, COM1 to COM9	–0.3 to V <sub>LCD</sub> +0.3	
Output current	IOUT1	S1 to S65	300	μA
	IOUT <sup>2</sup>	COM1 to COM9	3	
	IOUT3	KS1 to KS7	1	mA
	IOUT4	P1 to P3	5	
Allowable power dissipation	Pd max	Ta = 85°C	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		–55 to +125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### Allowable Operating Range at Ta = $-40^{\circ}$ C to $+85^{\circ}$ C, V<sub>SS</sub> = 0 V

Deveneter	Currente e l	Conditions		Ratings		
Parameter	Symbol	Conditions	min	typ	max	unit
Supply voltage	V <sub>DD</sub>	V <sub>DD</sub>	2.7		3.6	
	VLCD	V <sub>LCD</sub> When the display contrast adjustment circuit is used.	7.0		10.0	V
		V <sub>LCD</sub> When the display contrast adjustment circuit is not used.	4.5		10.0	
Output voltage	V <sub>LCD</sub> 0	V <sub>LCD</sub> 0	V <sub>LCD</sub> 4 +4.5		V <sub>LCD</sub>	V
Input voltage	V <sub>LCD</sub> 1	V <sub>LCD</sub> 1		3/4		
				(V <sub>LCD</sub> 0– V <sub>LCD</sub> 4)	V <sub>LCD</sub> 0	
	V <sub>LCD</sub> 2	V <sub>LCD</sub> 2		2/4		
				(V <sub>LCD</sub> 0– V <sub>LCD</sub> 4)	V <sub>LCD</sub> 0	V
	V <sub>LCD</sub> 3	V <sub>LCD</sub> 3		1/4 (V <sub>LCD</sub> 0– V <sub>LCD</sub> 4)	V <sub>LCD</sub> 0	
	V <sub>LCD</sub> 4	V <sub>LCD</sub> 4	0		1.5	
Input high level voltage	V <sub>IH</sub> 1	CE, CL, DI, INH	0.8V <sub>DD</sub>		3.6	
		CE, CL, DI, INH V <sub>DD</sub> = 2.7 to 3.6 V	0.8V <sub>DD</sub>		5.5	V
	V <sub>IH</sub> 2	OSC external clock operating mode	0.8V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> 3	KI1 to KI5	0.6V <sub>DD</sub>		V <sub>DD</sub>	
Input low level voltage	V <sub>IL</sub> 1	CE, CL, DI, INH, KI1 to KI5	0		0.2V <sub>DD</sub>	V
	V <sub>IL</sub> 2	OSC external clock operating mode	0		0.2V <sub>DD</sub>	v

Continued on next page.

Continued from preceding page.

Parameter	Cumbal	Conditions			Ratings		unit
Parameter	Symbol	Conditions		min	typ	max	unit
Output pull-up voltage	VOUP	DO		0		5.5	V
Recommended external resistor for RC oscillation	Rosc	OSC RC oscillator operating mode			10		kΩ
Recommended external capacitor for RC oscillation	Cosc	OSC RC oscillator operating mode			470		pF
Guaranteed range of RC oscillation	fosc	OSC RC oscillator operating mode		150	300	600	kHz
External clock operating frequency	fCK	OSC external clock operating mode [F	Figure 4]	100	300	600	kHz
External clock duty cycle	DCK	OSC external clock operating mode [F	30	50	70	%	
Data setup time	tds	CL, DI [Figure 2],[F	Figure 3]	160			ns
Data hold time	tdh	CL, DI [Figure 2],[F	Figure 3]	160			ns
CE wait time	tcp	CE, CL [Figure 2],[F	Figure 3]	160			ns
CE setup time	tcs	CE, CL [Figure 2],[F	igure 3]	160			ns
CE hold time	tch	CE, CL [Figure 2],[F	igure 3]	160			ns
High level clock pulse width	tφH	CL [Figure 2],[F	igure 3]	160			ns
Low level clock pulse width	tφL	CL [Figure 2],[F	igure 3]	160			ns
DO output delay time	tdc	DO Rpυ = 4.7 kΩ CL = 10 pF *1 [Figure 2],[F	Figure 3]			1.5	μS
DO rise time	tdr	DO R <sub>PU</sub> = 4.7 kΩ C <sub>L</sub> = 10 pF *1 [Figure 2],[F	- igure 3]			1.5	μS

Note: \*1. Since the DO pin is an open-drain output, these times depend on the values of the pull-up resistor R<sub>PU</sub> and the load capacitance C<sub>L</sub>.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

### Electrical Characteristics for the Allowable Operating Ranges


Parameter	Symbol	Pins	Conditions		Ratings		unit
	Symbol	PINS	Conditions	min	typ	max	unit
Hysteresis	VH	CE, CL, DI, INH, KI1 to KI5			0.1V <sub>DD</sub>		V
Power-down detection voltage	VDET			2.0	2.2	2.4	V
Input high level	IIH1	CE, CL, DI, INH	VI = 3.6 V			5.0	
current			V <sub>I</sub> = 5.5 V V <sub>DD</sub> = 2.7 to 3.6 V			5.0	μA
	I <sub>IH</sub> 2	OSC	V <sub>I</sub> = V <sub>DD</sub> external clock operating mode			5.0	
Input low level	կլ_1	CE, CL, DI, INH	V <sub>I</sub> = 0 V	-5.0			
current	IIL2	OSC	V <sub>I</sub> = 0 V external clock operating mode	-5.0			μΑ
Input floating voltage	VIF	KI1 to KI5				0.05V <sub>DD</sub>	V
Pull-down resistance	R <sub>PD</sub>	KI1 to KI5	V <sub>DD</sub> = 3.3 V	50	100	250	kΩ
Output off leakage current	IOFFH	DO	V <sub>O</sub> = 5.5 V			6.0	μA
Output high level	VOH1	S1 to S65	I <sub>O</sub> = –20 μA	V <sub>LCD</sub> 0-0.6			
voltage	V <sub>OH</sub> 2	COM1 to COM9	I <sub>O</sub> = –100 μA	V <sub>LCD</sub> 0-0.6			V
	V <sub>OH</sub> 3	KS1 to KS7	IO = -250 μA	V <sub>DD</sub> -0.8	V <sub>DD</sub> -0.4	V <sub>DD</sub> -0.1	v
	VOH4	P1 to P3	I <sub>O</sub> = –1 mA	V <sub>DD</sub> -0.9			
Output low level	V <sub>OL</sub> 1	S1 to S65	I <sub>O</sub> = 20 μA			V <sub>LCD</sub> 4+0.6	
voltage	V <sub>OL</sub> 2	COM1 to COM9	I <sub>O</sub> = 100 μA			V <sub>LCD</sub> 4+0.6	
	V <sub>OL</sub> 3	KS1 to KS7	I <sub>O</sub> = 12.5 μA	0.1	0.4	1.2	V
	V <sub>OL</sub> 4	P1 to P3	I <sub>O</sub> = 1 mA			0.9	
	V <sub>OL</sub> 5	DO	I <sub>O</sub> = 1 mA		0.1	0.3	

Continued on next page.

Continued from preceding page.


Parameter	Symbol	Pins	Conditions		Ratings		unit
Falametei	Symbol	FIIIS	Conditions	min	typ	max	unit
Output middle level voltage *2	V <sub>MID</sub> 1	S1 to S65	I <sub>O</sub> = ±20 μA	2/4 (V <sub>LCD</sub> 0 –V <sub>LCD</sub> 4) –0.6		2/4 (V <sub>LCD</sub> 0 –V <sub>LCD</sub> 4) +0.6	
	V <sub>MID</sub> 2	COM1 to COM9	I <sub>O</sub> = ±100 μA	3/4 (V <sub>LCD</sub> 0 –V <sub>LCD</sub> 4) –0.6		3/4 (V <sub>LCD</sub> 0 –V <sub>LCD</sub> 4) +0.6	V
	V <sub>MID</sub> 3	COM1 to COM9	I <sub>O</sub> = ±100 μA	1/4 (V <sub>LCD</sub> 0 –V <sub>LCD</sub> 4) –0.6		1/4 (V <sub>LCD</sub> 0 –V <sub>LCD</sub> 4) +0.6	
Oscillator frequency	fosc	OSC	Rosc = 10 kΩ, Cosc = 470 pF	210	300	390	kHz
Current drain	I <sub>DD</sub> 1	V <sub>DD</sub>	sleep mode			100	
	I <sub>DD</sub> 2	V <sub>DD</sub>	V <sub>DD</sub> = 3.6 V, output open, fosc = 300 kHz		500	1000	
	ILCD1	V <sub>LCD</sub>	sleep mode			15	
	I <sub>LCD</sub> 2	VLCD	$V_{LCD}$ = 10.0 V, output open, fosc = 300 kHz, When the display contrast adjustment circuit is used.		450	900	μΑ
	I <sub>LCD</sub> 3	VLCD	V <sub>LCD</sub> = 10.0 V, output open, fosc = 300 kHz, When the display contrast adjustment circuit is not used.		200	400	

Note: \*2. Excluding the bias voltage generation divider resistor built into the V<sub>LCD</sub>0, V<sub>LCD</sub>1, V<sub>LCD</sub>2, V<sub>LCD</sub>3, and V<sub>LCD</sub>4. (See Figure 1.)




Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

### (1) When CL is stopped at the low level






(2) When CL is stopped at the high level



[Figure 3]

(3) OSC pin clock timing in external clock operating mode




[Figure 4]

# Package Dimensions

unit : mm

### TQFP100 14x14 / TQFP100


CASE 932AY ISSUE A




NOTE: The measurements are not to guarantee but for reference only.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### **Pin Assignments**



### **Block Diagram**



### **Pin Functions**

Pin	Pin No.	Function	Active	I/O	Handling when unuse
S1 to S64	1 to 64	Segment driver outputs.			Which and be
S65/COM9	65	S65/COM9 can be used as common driver output pin under the	-	0	OPEN
		"set display technique" instruction.		-	
COM1 to COM8	73 to 66	Common driver outputs.	-	0	OPEN
KS1/P1	74	Key scan outputs. Although normal key scan timing lines require		-	
KS2/P2	75	diodes to be inserted in the timing lines to prevent shorts, since			
KS3 to KS6	76 to 79	these outputs are unbalanced CMOS transistor outputs, these			
KS7/P3	85	outputs will not be damaged by shorting when these outputs are			
		used to form a key matrix.	-	0	OPEN
		KS1/P1, KS2/P2, and KS7/P3 can be used as general-purpose			
		output ports under the "set key scan output port/general-purpose			
		output port state" instruction.			
KI1 to KI5	80 to 84	Key scan inputs.			
		These pins have built-in pull-down resistors.	Н	I	GND
OSC	95	Oscillator connections. An oscillator circuit is formed by			
		connecting an external resistor and capacitor to this pin.		1/0	
		This pin can also be used as the external clock input pin with the	-	I/O	V <sub>DD</sub>
		"set display technique" instruction.			
CE	98	Serial data interface connections to the controller. Note that DO,	Н	1	
CL	00	being an open-drain output, requires a pull-up resistor.			
UL	99	CE: Chip enable		I	GND
DI	100	CL: Synchronization clock	-	I	
DO	97	DI: Transfer data			
	97	DO: Output data	-	0	OPEN
INH	96	Input that turns the display off, disables key scanning, and			
		forces the general-purpose output ports low.			
		When INH is low (V <sub>SS</sub> ):			
		Display off			
		S1 to S64="L" (V <sub>LCD</sub> 4)			
		S65/COM9="L" (V <sub>LCD</sub> 4)			
		COM1 to COM8="L" (V <sub>LCD</sub> 4)			
		General-purpose output ports P1 to P3=low (V <sub>SS</sub> )			
		<ul> <li>Key scanning disabled: KS1 to KS7=low (V<sub>SS</sub>)</li> </ul>	L	I	V <sub>DD</sub>
		• All the key data is reset to low.			66
		• When INH is high (V <sub>DD</sub> ):			
		• Display on			
		The state of the pins as key scan output pins or			
		general-purpose output ports can be set with the "set key scan output port/general-purpose output			
		port state" instruction.			
		Key scanning is enabled.			
		However, serial data can be transferred when the INH pin is low.			
TEST	94	This pin must be connected to ground.	-	1	
	88	LCD drive 4/4 bias voltage (high level) supply pin. The level on this	-	1	_
V <sub>LCD</sub> 0	00				
		pin can be changed by the display contrast adjustment circuit.		0	OPEN
		However, ( $V_{LCD}0 - V_{LCD}4$ ) must be greater than or equal to 4.5V. Also, external power must not be applied to this pin since the pin	-	0	UPEN
		circuit includes the display contrast adjustment circuit.			
V <sub>LCD</sub> 1	89	LCD drive 3/4 bias voltage (middle level) supply pin. This pin can		1	
VI ( 'I ) I	09	be used to supply the 3/4 ( $V_{LCD} - V_{LCD}$ 4) voltage level externally.	-	I.	OPEN
LCD		be used to supply the 3rt (vLCD - vLCD4) voltage level externally.		1	1
V <sub>LCD</sub> 2	90	LCD drive 2/4 bias voltage (middle level) supply pin. This pin can be used to supply the 2/4 ( $V_{LCD}$ 0 - $V_{LCD}$ 4) voltage level			OPEN

Continued on next page.

#### Continued from preceding page.

Pin	Pin No.	Function	Active	I/O	Handling when unused
V <sub>LCD</sub> 3	91	LCD drive 1/4 bias voltage (middle level) supply pin. This pin can be used to supply the 1/4 ( $V_{LCD}$ 0 - $V_{LCD}$ 4) voltage level externally.	-	I	OPEN
V <sub>LCD</sub> 4	92	LCD drive 0/4 bias voltage (low level) supply pin. Fine adjustment of the display contrast can be implemented by connecting an external variable resistor to this pin. However, ( $V_{LCD}0 - V_{LCD}4$ ) must be greater than or equal to 4.5V, and $V_{LCD}4$ must be in the range 0V to 1.5V, inclusive.	-	I	GND
V <sub>DD</sub>	86	Logic block power supply connection. Provide a voltage of between 2.7 to 3.6V.	-	-	-
V <sub>LCD</sub>	87	LCD driver block power supply connection. Provide a voltage of between 7.0 to 10.0V when the display contrast adjustment circuit is used and provide a voltage of between 4.5 to 10.0V when the circuit is not used.	-	-	-
V <sub>SS</sub>	93	Power supply connection. Connect to ground.	-	-	-

### **Block Functions**

• AC (address counter)

AC is a counter that provides the addresses used for DCRAM and ADRAM. The address is automatically modified internally, and the LCD display state is retained.

• DCRAM (data control RAM)

DCRAM is RAM that is used to store display data expressed as 8-bit character codes. (These character codes are converted to  $5\times7$  or  $5\times8$  dot matrix character patterns using CGROM or CGRAM.) DCRAM has a capacity of  $52\times8$  bits, and can hold 52 characters. The table below lists the correspondence between the 6-bit DCRAM address loaded into AC and the display position on the LCD panel.

#### • When the DCRAM address loaded into AC is 00H.

Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13
DCRAM address (hexadecimal)	00	01	02	03	04	05	06	07	08	09	0A	0B	0C

#### However, when the display shift is performed by specifying MDATA, the DCRAM address shifts as shown below.

Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	(-h:ft  -ft)
DCRAM address (hexadecimal)	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	(shift left)
Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	(1)
														(shift right)

Note: \*3. The DCRAM address is expressed in hexadecimal.

Least	significa	nt bit			Most	significa	nt bit			
	$\downarrow$					$\downarrow$				
	↓ LSB									
DCRAM address	DA0	DA1	DA2	DA3	DA4	DA5	1			
	DCRAM address DA0 DA1 DA2 DA3									

Example: When the DCRAM address is 2EH.

DA0	DA1	DA2	DA3	DA4	DA5
0	1	1	1	0	1

Note: \*4. 5×7 dots ······· 13th digit display 5×7 dots 5×8 dots ······ 13th digit display 4×8 dots

### • ADRAM (Additional data RAM)

ADRAM is RAM that is used to store the ADATA display data. ADRAM has a capacity of 13×5 bits, and the stored display data is displayed directly without the use of CGROM or CGRAM. The table below lists the correspondence between the 4-bit ADRAM address loaded into AC and the display position on the LCD panel.

• When the ADRAM address loaded into AC is 0H. (Number of digit displayed: 13)

Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13
ADRAM address (hexadecimal)	0	1	2	3	4	5	6	7	8	9	А	В	С

However, when the display shift is performed by specifying ADATA, the ADRAM address shifts as shown below.

Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	(abift laft)
ADRAM address (hexadecimal)	1	2	3	4	5	6	7	8	9	А	В	С	0	(shift left)
		-											-	-
Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13	(-1-1 <b>7</b> (-1-1-1-1))
ADRAM address (hexadecimal)	С	0	1	2	3	4	5	6	7	8	9	А	В	(shift right)

Note: \*5. The ADRAM address is expressed in hexadecimal.

Least	t significa ↓	ant bit	Most significant $\downarrow$					
	LSB			MSB	_			
ADRAM address	RA0	RA1	RA2	RA3				
	\	— Hexad	ecimal —	/	-			

Example: When the ADRAM address is AH.

RA0	RA1	RA2	RA3
0	1	0	1

Note: \*6. 5×7 dots ······ 13th digit display 5 dots 5×8 dots ····· 13th digit display 4 dots

### • CGROM (Character generator ROM)


CGROM is ROM that is used to generate the 240 kinds of  $5\times7$  or  $5\times8$  dot matrix character patterns from the 8-bit character codes. CGROM has a capacity of  $240\times40$  bits. When a character code is written to DCRAM, the character pattern stored in CGROM corresponding to the character code is displayed at the position on the LCD corresponding to the DCRAM address loaded into AC.

### • CGRAM (Character generator RAM)


CGRAM is RAM to which user programs can freely write arbitrary character patterns. Up to 16 kinds of  $5\times7$  or  $5\times8$  dot matrix character patterns can be stored. CGRAM has a capacity of  $16\times40$  bits.

### Serial Data Input

(1) When CL is stopped at the low level



(2) When CL is stopped at the high level



• B0 to B3, A0 to A3: CCB address 42H

• D0 to D119: Instruction data

The data is acquired on the rising edge of the CL signal and latched on the falling edge of the CE signal. When transferring instruction data from the microcontroller, applications must assure that the time from the transfer of one set of instruction data until the next instruction data transfer is significantly longer than the instruction execution time.

Instruction Table

Evention time	*11	0μs/ 108μs *7	0μs/27μs *8	27 µs	27 µs	27µs/tiµs *9	27μs/tiμs *10	27 µs	oμs	0µs	re
Evan		105				27µ		7			Y. don't care
	D116 D117 D118 D119	0 1	1	-	0	0	1	1	0 0	0 1	X. 46
	3 D117 D	0	0	0	-	-	~	-	0	0	
		0	0	0	0	0	0	0	-	-	
	14 D115	1 OC	SP	R/L X	2 RA3	× ×	×	××	××	× ×	
	D112 D113 D114 D115	DT FC0 FC1 OC	A SC	A R	RA0 RA1 RA2 RA3			×	×	×	
		DT F	Σ	Σ	RA0	IM1 IM2	IM1 IM2	×	СТС	×	
	0 D111	$\setminus$	× ×	Ν	×	X )	×	6 CA7	×	3 X	
	09 D11	$\setminus$	×		DA5 X	DA5 X	××	A5 CAI	××	(P2 KF	
	0108 D1		2 DG13		DA4	DA4 I	×	CA4 C	×	KP1 K	
	D107 E		1 DG1		DA1 DA2 DA3	DA3	2 RA3	CA3 (	CT3	KC7	
	5 D106		10 DG1		1 DA2	1 DA2	RA1 RA2	1 CA2	CT1 CT2	5 KC6	
	D104 D105 D106 D107 D108 D109 D110 D111		DG9 DG10 DG11 DG12 DG13	$  \rangle$	DA0 DA	DA0 DA1 DA2 DA3 DA4 DA5	RAO RA	CA0 CA1 CA2 CA3 CA4 CA5 CA6 CA7	сто ст	KC4 KC5 KC6 KC7 KP1 KP2 KP3	
┢		$\langle \rangle$					×	×			
	D98 D99 D100 D101 D102 D103	$\setminus$	DG1 DG2 DG3 DG4 DG5 DG6 DG7 DG8	$ \rangle$	$ \rangle$	AC0 AC1 AC2 AC3 AC4 AC5 AC6 AC7	×	×	$  \rangle$	PC32 PF0 PF1 PF2 PF3 KC1 KC2 KC3	
	D101		5 DG6			4 AC5	×	×		3 KC1	
	99 D100		G4 DG			C3 AC	D4 AD	× ×		F2 PF	
	D98 D(		DG3 D			AC2 A	AD3 A	×		PF1 P	
	D97		DG2	$  \rangle$	$  \rangle$	AC1	AD1 AD2 AD3 AD4 AD5	×		2 PF0	
	960 S	/	DG1			ACC	AD1	×		I PC3	
	D94 D95	$\backslash$	$\left  \right\rangle$	$\left  \right\rangle$	$\left  \right\rangle$	$\backslash$	$\left  \right\rangle$	CD33 CD40	$\left  \right\rangle$	W34 W35 PC10PC31	
	D88D93 D94		$  \setminus$	$  \setminus$	$  \setminus$		$  \setminus$	D33		34 W35 Pi	
┢			$\left  \right\rangle$	$\left  \right\rangle$	$\left  \right\rangle$	$\left  \right  $	$\square$		$\left \right\rangle$		
	D80D85 D86 D87							CD25 CD32	$  \setminus  $	W22W25W33	
	D80D		$  \setminus$	$  \setminus$	$  \setminus$		$  \setminus$	CD25	$  \setminus$	W22	
	D72D77 D78 D79		$\backslash$	$\backslash$	$\square$	$\backslash$	$\backslash$		$\backslash$	:0 W21	
	.D 77 D.							CD17 CD24		W10W15 W20 W21	
								CD1.		W10	
	)D71	$\backslash$	$\left  \right\rangle$	$\left  \right\rangle$	$\left  \right\rangle$	$\backslash$	$\left  \right\rangle$	CD16		$\backslash$	
	D0D56D71							CD1CD16			
		e l								otí,	
	ction	techniqu 7	' on/off trol	y shift	AC ess	M data ∍ *9	M data *10	M data te	splay rast	output pr purpose ort state	
	Instruction	Set display technique *7	Display on/off control	Display shift	Set AC address	DCRAM data write *9	ADRAM data write *10	CGRAM data write	Set display contrast	Set key scan output port general-purpose output port state	
		Š					-			Set	

\*7. Be sure to execute the "set display technique" instruction first after power-on (VDET-based system reset). Note that the execution time of this first instruction is 108µs \*8. When the sleep mode (SP = 1) is set, the execution time is  $27\mu$ s (when fosc = 300kHz, fCK = 300kHz). (fosc=300kHz, fCK=300kHz). Notes:

<sup>9</sup>. The data format differs when the DCRAM data write instruction is executed in the normal increment mode (IM1=1, IM2=0) or in the super increment mode (IM1=0, IM2=1). Note that the execution time for the DCRAM data write instruction executed in the super increment mode is tips (fosc=300kHz, fCK=300kHz). (See the detailed descriptions.)

(IM1=0, IM2=1). Note that the execution time for the ADRAM data write instruction executed in the super increment mode is tips (fosc=300kHz, fCK=300kHz). \*10. The data format differs when the ADRAM data write instruction is executed in the normal increment mode (IM1=1, IM2=0) or in the super increment mode (See the detailed descriptions.)

\*11. The execution times listed here apply when fosc=300kHz, fCK=300kHz. The execution times differ when the oscillator frequency fosc or the external

clock frequency fCK differs. Example: When fosc = 210kHz, fCK = 210kHz

 $27\mu s \times \frac{300}{210} = 39\mu s$ ,  $108\mu s \times \frac{300}{210} = 155\mu s$ ,  $t\mu s \times \frac{300}{210} = ti \times 1.43\mu s$ 

www.onsemi.com 13

### **Detailed Instruction Descriptions**

• Set display technique ... <Sets the display technique>

(Display technique)

		Co	de			
D112	D113 D11	4 D115	D116	D117	D118	D119
DT	FC0 FC1	OC	0	0	0	1
				Х	: don	't care

DT: Sets the display technique

БТ	Disaleuteehaisus	Output pins
DT	Display technique	S65/COM9
0	1/8 duty, 1/4 bias drive	S65
1	1/9 duty, 1/4 bias drive	COM9

Note: Be sure to execute the "set display technique" instruction first after power-on (V<sub>DET</sub>-based system reset).

Note: \*12. S65: Segment output COM9: Common output

FC0, FC1: Sets the frame frequency of the common and segment output waveforms

		Frame frequency									
FC0	FC1	1/8 duty, 1/4 bias drive	1/9 duty, 1/4 bias drive								
		f8[Hz]	f9[Hz]								
0	0	fosc/3072, f <sub>CK</sub> /3072	fosc/3456, f <sub>CK</sub> /3456								
1	0	fosc/1536, f <sub>CK</sub> /1536	fosc/1728, f <sub>CK</sub> /1728								
0	1	fosc/768, f <sub>CK</sub> /768	fosc/864, f <sub>CK</sub> /864								

OC: Sets the RC oscillator operating mode and external clock operating mode.

OC	OSC pin function
0	RC oscillator operating mode
1	External clock operating mode
Note: *	13 When selecting the PC oscilla

Note: \*13. When selecting the RC oscillator operating mode, be sure to connect an external resistor Rosc and an external capacitor Cosc to the OSC pin.

#### $\bullet$ Display on/off control ... < Turns the display on or off<br/>>

(Display ON/OFF control)


												Code											
D96	D97	D98	D99	D100	D101	D102	D103	D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
DG1	DG2	DG3	DG4	DG5	DG6	DG7	DG8	DG9	DG10	DG11	DG12	DG13	х	Х	Х	М	А	SC	SP	0	0	1	0
																					X: /	don'	t care

M, A: Specifies the data to be turned on or off


М	А	Display operating state
0	0	Both MDATA and ADATA are turned off (The display is forcibly turned off regardless of the DG1 to DG13 data.)
0	1	Only ADATA is turned on (The ADATA of display digits specified by the DG1 to DG13 data are turned on.)
1	0	Only MDATA is turned on (The MDATA of display digits specified by the DG1 to DG13 data are turned on.)
4	4	Both MDATA and ADATA are turned on
'		(The MDATA and ADATA of display digits specified by the DG1 to DG13 data are turned on.)

#### Note: \*14. MDATA, ADATA 5×7 dot matrix display

5×8 dot matrix display







DG1 to DG13: Specifies the display digit

	-			_									
Display digit	1	2	3	4	5	6	7	8	9	10	11	12	13
Display digit data	DG1	DG2	DG3	DG4	DG5	DG6	DG7	DG8	DG9	DG10	DG11	DG12	DG13

For example, if DG1 to DG7 are 1, and DG8 to DG13 are 0, then display digits 1 to 7 will be turned on, and display digits 8 to 13 will be turned off (blanked).

#### SC: Controls the common and segment output pins

SC	Common and segment output pin states
0	Output of LCD drive waveforms
1	Fixed at the V <sub>LCD</sub> 4 level (all segments off)

Note: \*15. When SC is 1, the S1 to S65 and COM1 to COM9 output pins are set to the V<sub>LCD</sub>4 level, regardless of the M, A, and DG1 to DG13 data.

#### SP: Controls the normal mode and sleep mode

SP	Mode
0	Normal mode
1	Sleep mode The common and segment pins go to the $V_{LCD}4$ level and the oscillator on the OSC pin is stopped (although it operates during key scan operations) in RC oscillator operating mode (OC="0") and reception of the external clock is stopped (external clock is received during key scan operations) in external clock operating mode (OC="1"), to reduce current drain. Although the "display on/off control", "set display contrast" and "set key scan output port/general-purpose output port state" (disallowed to set pins P1 to P3 for PWM signal output and pin P3 for clock signal output) instructions can be executed in this mode, applications must return the IC to normal mode to execute any of the other instruction setting. When the IC is in external clock operating mode, be sure to stop the external clock input after the lapse of the instruction execution time (27 $\mu$ s: f <sub>CK</sub> =300kHz).

#### • Display shift ... < Shifts the display>

(Display shift)

			Co	de			
D112	D113	D114	D115	D116	D117	D118	D119
М	А	R/L	Х	0	0	1	1
						77 1	

#### X: don't care

#### M, A: Specifies the data to be shifted

М	А	Shift operating state
0	0	Neither MDATA nor ADATA is shifted
0	1	Only ADATA is shifted
1	0	Only MDATA is shifted
1	1	Both MDATA and ADATA are shifted

#### R/L: Specifies the shift direction

R/L	Shift direction
0	Shift left
1	Shift right

• Set AC address... < Specifies the DCRAM and ADRAM address for AC> (Set AC)

(200	)														
							Co	ode							
D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
DA0	DA1	DA2	DA3	DA4	DA5	х	Х	RA0	RA1	RA2	RA3	0	1	0	0
													X:	don't o	care
DA0 to	DA5	5: DCF	RAM	addres	S										
DA0	DA	I D	A2	DA3	DA4	DA5									
LSB						MSB									
$\uparrow$						$\uparrow$									
_east si	gnifica	nt bit			Mos	t signifi	cant bi	t							
RA0 to	RA3	: ADF	RAM a	addres	S										
RA0	RA	I R	A2	RA3											
LSB				MSB											
$\uparrow$				↑											

Least significant bit Most significant bit

This instruction loads the 6-bit DCRAM address DA0 to DA5 and the 4-bit ADRAM address RA0 to RA3 into the AC.

• DCRAM data write ... < Specifies the DCRAM address and stores data at that address >

(Write data to DCRAM)

											Co	de											
D96	D97	D98	D99	D100	D101	D102	D103	D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7	DA0	DA1	DA2	DA3	DA4	DA5	х	Х	IM1	IM2	Х	Х	0	1	0	1
																				Х	: don	n't cai	re

DA0 to DA5: DCRAM address

DA0	DA1	DA2	DA3	DA4	DA5	
LSB					MSB	
$\uparrow$					$\uparrow$	
Least sig	gnificant	bit		Mos	t significa	ant bit


2	AC0 to	AC7: I	DCRAM	1 data (o	characte	er code)			
	AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7	
1	LSB							MSB	
	$\uparrow$							$\uparrow$	
I	Least sig	gnificant	bit				Mos	st signific	ant bit


This instruction writes the 8 bits of data AC0 to AC7 to DCRAM. This data is a character code, and is converted to a  $5\times7$  or  $5\times8$  dot matrix display data using CGROM or CGRAM.

IM1, IM2: Sets the method of writing data to DCRAM

IM1	IM2	DCRAM data write method
0	0	Normal DCRAM data write (Specifies the DCRAM address and writes the DCRAM data.)
1	0	Normal increment mode DCRAM data write (Increments the DCRAM address by +1 each time data is written to DCRAM.)
0	1	Super increment mode DCRAM data write (Writes 2 to 13 characters of DCRAM data in single operation.)


Notes: \*16.






<sup>•</sup> DCRAM data write method when IM1 = 1, IM2 = 0

(Instructions other than the "DCRAM data write" instruction cannot be executed.)



• DCRAM data write method when IM1 = 0, IM2 = 1



ti=13.5 $\mu$ s×( $\frac{n}{o}$ -1)

 $(n=8m+16, m \text{ is an integer between 2 and 13 that is the number of characters written as DCRAM data.) For example$ 

When n= 32 bits (m=2): ti=  $40.5\mu s$  (fosc=300kHz, f<sub>CK</sub>=300kHz) When n= 80 bits (m=8) : ti=121.5 $\mu s$  (fosc=300kHz, f<sub>CK</sub>=300kHz) When n=120 bits (m=13): ti=189.0 $\mu s$  (fosc=300kHz, f<sub>CK</sub>=300kHz)

Note that the instruction execution time of  $27\mu s$  and ti values in  $\mu s$  apply when fosc=300kHz and f<sub>CK</sub>=300kHz, and that these execution times will differ when the CR oscillator frequency fosc and external clock frequency f<sub>CK</sub> differ.

#### Data format at (1) (24 bits)

	Code																						
D96	D97	D98	D99	D100	D101	D102	D103	D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7	DA0	DA1	DA2	DA3	DA4	DA5	Х	Х	0	0	Х	х	0	1	0	1
																					V٠	don't	teare

X: don't care

### Data format at (2) (24 bits)

											Co	de											
D96	D97	D98	D99	D100	D101	D102	D103	D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7	DA0	DA1	DA2	DA3	DA4	DA5	Х	Х	1	0	Х	Х	0	1	0	1

X: don't care

### Data format at (3) (8 bits)

			Co	de			
D112	D113	D114	D115	D116	D117	D118	D119
AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7

### Data format at (4) (16 bits)

							Co	de							
D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
AC0	AC1	AC2	AC3	AC4	AC5	AC6	AC7	0	0	Х	Х	0	1	0	1

### Data format at (5) (n bit)

								Code								
Dz	Dz+1	Dz+2	Dz+3	Dz+4	Dz+5	Dz+6	Dz+7	•••••	D88	D89	D90	D91	D92	D93	D94	D95
AC01	AC1 <sub>1</sub>	AC2 <sub>1</sub>	AC3 <sub>1</sub>	AC4 <sub>1</sub>	AC5 <sub>1</sub>	AC61	AC71	•••••	AC0 <sub>m-1</sub>	AC1 <sub>m-1</sub>	AC2 <sub>m-1</sub>	AC3 <sub>m-1</sub>	AC4 <sub>m-1</sub>	AC5 <sub>m-1</sub>	AC6 <sub>m-1</sub>	AC7 <sub>m-1</sub>

											Co	de											
D96	D97	D98	D99	D100	D101	D102	D103	D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
AC0 <sub>m</sub>	AC1 <sub>m</sub>	AC2 <sub>m</sub>	AC3 <sub>m</sub>	AC4 <sub>m</sub>	AC5 <sub>m</sub>	AC6 <sub>m</sub>	AC7 <sub>m</sub>	DA0 1	DA1 <sub>1</sub>	DA2 <sub>1</sub>	DA31	DA41	DA51	Х	Х	0	1	Х	Х	0	1	0	1

X: don't care

Here, n=8m+16, z=104-8m (m is an integer between 2 and 13 that is the number of characters written as DCRAM data.)

### Correspondence between the DCRAM address and the DCRAM data

DCRAM address	DCRAM data
DA0 <sub>1</sub> to DA5 <sub>1</sub>	AC0 <sub>1</sub> to AC7 <sub>1</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+1	AC0 <sub>2</sub> to AC7 <sub>2</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+2	AC0 <sub>3</sub> to AC7 <sub>3</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+(m-3)	AC0 <sub>m-2</sub> to AC7 <sub>m-2</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+(m-2)	AC0 <sub>m-1</sub> to AC7 <sub>m-1</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+(m-1)	AC0 <sub>m</sub> to AC7 <sub>m</sub>

Example 1: When n=32 bits (m=2: 2 characters DCRAM data write operation)

							Co	ode							
D88	D89	D90	D91	D92	D93	D94	D95	D96	D97	D98	D99	D100	D101	D102	D103
AC01	$AC1_1$	AC2 <sub>1</sub>	AC31	AC41	AC51	AC61	AC71	AC0 <sub>2</sub>	AC1 <sub>2</sub>	AC2 <sub>2</sub>	AC3 <sub>2</sub>	AC4 <sub>2</sub>	AC5 <sub>2</sub>	AC6 <sub>2</sub>	AC7 <sub>2</sub>

							Сс	ode							
D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
DA0 1	DA1 <sub>1</sub>	DA2 <sub>1</sub>	DA31	DA41	DA51	х	Х	0	1	х	Х	0	1	0	1
													X:	don't	care

### Correspondence between the DCRAM address and the DCRAM data

DCRAM address	DCRAM data
DA0 <sub>1</sub> to DA5 <sub>1</sub>	AC0 <sub>1</sub> to AC7 <sub>1</sub>
(DA0 1 to DA5 1)+1	AC0 <sub>2</sub> to AC7 <sub>2</sub>

### Example 2: When n=80 bits (m=8: 8 characters DCRAM data write operation)

							Co	de							
D40	D41	D42	D43	D44	D45	D46	D47	D48	D49	D50	D51	D52	D53	D54	D55
AC0 <sub>1</sub>	AC1 <sub>1</sub>	AC2 <sub>1</sub>	AC31	AC41	AC51	AC61	AC71	AC0 <sub>2</sub>	AC1 <sub>2</sub>	AC2 <sub>2</sub>	AC3 <sub>2</sub>	AC4 <sub>2</sub>	AC5 <sub>2</sub>	AC6 <sub>2</sub>	AC7 <sub>2</sub>

							Co	ode							
D56	D57	D58	D59	D60	D61	D62	D63	D64	D65	D66	D67	D68	D69	D70	D71
AC0 <sub>3</sub>	AC1 <sub>3</sub>	AC2 <sub>3</sub>	AC3 <sub>3</sub>	AC4 <sub>3</sub>	AC5 <sub>3</sub>	AC6 <sub>3</sub>	AC7 <sub>3</sub>	AC0 <sub>4</sub>	AC1 <sub>4</sub>	AC2 <sub>4</sub>	AC3 <sub>4</sub>	AC4 <sub>4</sub>	AC5 <sub>4</sub>	AC6 <sub>4</sub>	AC7 <sub>4</sub>

							Со	de							
D72	D73	D74	D75	D76	D77	D78	D79	D80	D81	D82	D83	D84	D85	D86	D87
AC05	$AC1_5$	$AC2_5$	$AC3_5$	$AC4_5$	$AC5_5$	$AC6_5$	$AC7_5$	$AC0_6$	$AC1_6$	$AC2_6$	AC3 <sub>6</sub>	$AC4_6$	$AC5_6$	AC6 <sub>6</sub>	AC7 <sub>6</sub>

							Co	de							
D88	D89	D90	D91	D92	D93	D94	D95	D96	D97	D98	D99	D100	D101	D102	D103
AC07	AC17	AC27	AC37	AC47	AC57	AC67	AC77	AC0 <sub>8</sub>	AC1 <sub>8</sub>	AC2 <sub>8</sub>	AC3 <sub>8</sub>	$AC4_8$	AC5 <sub>8</sub>	$AC6_8$	AC7 <sub>8</sub>

							Сс	ode							
D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
DA0 <sub>1</sub>	$DA1_1$	$DA2_1$	DA3 <sub>1</sub>	DA4 <sub>1</sub>	DA51	Х	Х	0	1	Х	Х	0	1	0	1

X: don't care

### Correspondence between the DCRAM address and the DCRAM data

DCRAM address	DCRAM data
DA0 <sub>1</sub> to DA5 <sub>1</sub>	AC01 to AC71
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+1	AC0 <sub>2</sub> to AC7 <sub>2</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+2	AC0 <sub>3</sub> to AC7 <sub>3</sub>
(DA01 to DA51)+3	AC0 <sub>4</sub> to AC7 <sub>4</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+4	AC0 <sub>5</sub> to AC7 <sub>5</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+5	AC0 <sub>6</sub> to AC7 <sub>6</sub>
(DA01 to DA51)+6	AC07 to AC77
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+7	AC0 <sub>8</sub> to AC7 <sub>8</sub>

Exan	nple 3	3: Wh	nen n=	=120	bits (	m=1.	3:13	chara	icters	DCR	AM	data	write	opera	ation)
	Code														
D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
AC01	AC1 <sub>1</sub>	AC2 <sub>1</sub>	AC31	AC4 <sub>1</sub>	AC51	AC61	AC71	AC0 <sub>2</sub>	AC1 <sub>2</sub>	AC2 <sub>2</sub>	AC3 <sub>2</sub>	AC4 <sub>2</sub>	AC5 <sub>2</sub>	AC6 <sub>2</sub>	AC7 <sub>2</sub>

							Co	de							
D16	D17	D18	D19	D20	D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31
AC0 <sub>3</sub>	AC1 <sub>3</sub>	AC2 <sub>3</sub>	AC3 <sub>3</sub>	AC4 <sub>3</sub>	AC5₃	AC6 <sub>3</sub>	AC7₃	AC0 <sub>4</sub>	AC1 <sub>4</sub>	AC2 <sub>4</sub>	AC3 <sub>4</sub>	AC4 <sub>4</sub>	AC5 <sub>4</sub>	AC64	AC7 <sub>4</sub>

							Co	de							
D32	D33	D34	D35	D36	D37	D38	D39	D40	D41	D42	D43	D44	D45	D46	D47
AC05	AC15	AC2 <sub>5</sub>	AC35	AC4 <sub>5</sub>	AC5 <sub>5</sub>	AC65	AC75	AC0 <sub>6</sub>	AC1 <sub>6</sub>	AC2 <sub>6</sub>	AC3 <sub>6</sub>	AC4 <sub>6</sub>	AC5 <sub>6</sub>	AC6 <sub>6</sub>	AC7 <sub>6</sub>

							Co	de							
D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
AC07	AC17	AC27	AC37	AC47	AC57	AC67	AC77	AC0 <sub>8</sub>	AC1 <sub>8</sub>	AC2 <sub>8</sub>	AC3 <sub>8</sub>	AC4 <sub>8</sub>	AC5 <sub>8</sub>	AC6 <sub>8</sub>	AC7 <sub>8</sub>

							Co	de							
D64	D65	D66	D67	D68	D69	D70	D71	D72	D73	D74	D75	D76	D77	D78	D79
AC0 <sub>9</sub>	AC19	AC2 <sub>9</sub>	AC3 <sub>9</sub>	AC49	AC5 <sub>9</sub>	AC6 <sub>9</sub>	AC79	AC0 <sub>10</sub>	AC1 <sub>10</sub>	AC2 <sub>10</sub>	AC3 <sub>10</sub>	AC4 <sub>10</sub>	AC5 <sub>10</sub>	AC6 <sub>10</sub>	AC710

							Co	de							
D80 D81 D82 D83 D84 D85 D86 D87 D88 D89 D90 D91 D92 D93 D94 D95														D95	
AC011	AC1 <sub>11</sub>	AC211	AC311	AC411	AC511	AC611	AC711	AC0 <sub>12</sub>	AC1 <sub>12</sub>	AC2 <sub>12</sub>	AC3 <sub>12</sub>	AC4 <sub>12</sub>	AC512	AC612	AC7 <sub>12</sub>

							Co	de							
D96	D97	D98	D99	D100	D101	D102	D103	D104	D105	D106	D107	D108	D109	D110	D111
AC0 <sub>13</sub>	AC1 <sub>13</sub>	AC2 <sub>13</sub>	AC3 <sub>13</sub>	AC4 <sub>13</sub>	AC5 <sub>13</sub>	AC6 <sub>13</sub>	AC7 <sub>13</sub>	DA0 <sub>1</sub>	$DA1_1$	DA2 <sub>1</sub>	DA3 <sub>1</sub>	DA4 <sub>1</sub>	DA51	Х	Х

			Co	ode							
D112	D113 D114 D115 D116 D117 D118 D1										
0	1	х	х	0	1	0	1				
					v	11	4				

X: don't care

### Correspondence between the DCRAM address and the DCRAM data

DCRAM address	DCRAM data
DA01 to DA51	AC0 <sub>1</sub> to AC7 <sub>1</sub>
(DA01 to DA51)+1	AC0 <sub>2</sub> to AC7 <sub>2</sub>
(DA01 to DA51)+2	AC0 <sub>3</sub> to AC7 <sub>3</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+3	AC0 <sub>4</sub> to AC7 <sub>4</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+4	AC0 <sub>5</sub> to AC7 <sub>5</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+5	AC0 <sub>6</sub> to AC7 <sub>6</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+6	AC07 to AC77

DCRAM address	DCRAM data
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+7	AC0 <sub>8</sub> to AC7 <sub>8</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+8	AC09 to AC79
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+9	AC010 to AC710
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+10	AC0 <sub>11</sub> to AC7 <sub>11</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+11	AC0 <sub>12</sub> to AC7 <sub>12</sub>
(DA0 <sub>1</sub> to DA5 <sub>1</sub> )+12	AC0 <sub>13</sub> to AC7 <sub>13</sub>

• ADRAM data write ... < Specifies the ADRAM address and stores data at that address >

(W	rite d	lata to	) AD	RAN	ĺ)																		
	Code																						
D96	D97	D98	D99	D100	D101	D102	D103	D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
AD1	AD2	AD3	AD4	AD5	х	х	х	RA0	RA1	RA2	RA3	Х	х	х	Х	IM1	IM2	Х	Х	0	1	1	0
																					V.	1 24	


X: don't care

### RA0 to RA3: ADRAM address

RA0	RA1	RA2	RA3	
LSB			MSB	
$\uparrow$			$\uparrow$	
Least sig	gnificant	bit	Most sig	nificant bit

### AD1 to AD5: ADATA display data

In addition to the  $5\times7$  or  $5\times8$  dot matrix display data (MDATA), this IC supports direct display of the five accessory display segments provided in each digit as ADATA. This display function does not use CGROM or CGRAM. The figure below shows the correspondence between the data and the display. When ADn = 1(where n is an integer between 1 and 5) the segment corresponding to that data will be turned on.




ADATA	Corresponding output pin
AD1	S5m+1 (m is an integer between 0 and 12)
AD2	S5m+2
AD3	S5m+3
AD4	S5m+4
AD5	S5m+5

### IM1, IM2: Sets the method of writing data to ADRAM


IM1	IM2	ADRAM data write method
0	0	Normal ADRAM data write (Specifies the ADRAM address and writes the ADRAM data.)
1	0	Nomal increment mode ADRAM data write (Increments the ADRAM address by +1 each time data is written to ADRAM.)
0	1	Super increment mode ADRAM data write (Writes 2 to 13 digits of ADRAM data in single operation.)

Notes: \*17.


• ADRAM data write method when IM1 = 0, IM2 = 0



• ADRAM data write method when IM1 = 1, IM2 = 0(Instructions other than the "ADRAM data write" instruction cannot be executed.)



• ADRAM data write method when IM1 = 0, IM2 = 1



ti=13.5 $\mu$ s×( $\frac{n}{8}$ -1) (n=8m+16, m is an integer between 2 and 13 that is the number of characters written as ADRAM data.) For example

> When n= 32 bits (m=2): ti= 40.5 $\mu$ s (fosc=300kHz, f<sub>CK</sub>=300kHz) When n= 80 bits (m=8): ti=121.5 $\mu$ s (fosc=300kHz, f<sub>CK</sub>=300kHz)

When n=120 bits (m=13): ti=189.0µs (fosc=300kHz, fCK=300kHz)

Note that the instruction execution time of  $27\mu$ s and ti values in  $\mu$ s apply when fosc=300kHz and f<sub>CK</sub>=300kHz, and that these execution times will differ when the CR oscillator frequency fosc and external clock frequency fCK differ.

#### Data format at (6) (24 bits)

											Co	de											
D96	D97	D98	D99	D100	D101	D102	D103	D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
AD1	AD2	AD3	AD4	AD5	Х	Х	Х	RA0	RA1	RA2	RA3	Х	Х	Х	Х	0	0	Х	Х	0	1	1	0
																					37	1 24	

X: don't care

#### Data format at (7) (24 bits)

											Co	de											
D96	D97	D98	D99	D100	D101	D102	D103	D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
AD1	AD2	AD3	AD4	AD5	Х	Х	Х	RA0	RA1	RA2	RA3	Х	Х	Х	Х	1	0	Х	Х	0	1	1	0

X: don't care

### Data format at (8) (8 bits)

			Co	de			
D112	D113	D114	D115	D116	D117	D118	D119
AD1	AD2	AD3	AD4	AD5	Х	Х	х

### Data format at (9) (16 bits)

							Co	de							
D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
AD1	AD2	AD3	AD4	AD5	Х	Х	Х	0	0	Х	Х	0	1	1	0
													$\mathbf{v}$	dan't	ooro

X: don't care

#### Data format at (10) (n bit)

								Code								
Dz	Dz+1	Dz+2	Dz+3	Dz+4	Dz+5	Dz+6	Dz+7	•••••	D88	D89	D90	D91	D92	D93	D94	D95
AD1 <sub>1</sub>	AD2 <sub>1</sub>	AD3 <sub>1</sub>	AD4 <sub>1</sub>	AD5 <sub>1</sub>	Х	Х	Х	•••••	AD1 <sub>m-1</sub>	AD2 <sub>m-1</sub>	AD3 <sub>m-1</sub>	AD4 <sub>m-1</sub>	AD5 <sub>m-1</sub>	Х	Х	Х

D96 D97 D98 D99 D100 D101 D102 D103 D104 D105 D106 D107 D108 D109 D110 D111 D112 D113 D114 D					
	D115 D	5 D11	6 D117	D118	D119
AD1 <sub>m</sub> AD2 <sub>m</sub> AD3 <sub>m</sub> AD4 <sub>m</sub> AD5 <sub>m</sub> X X X RA0 <sub>1</sub> RA1 <sub>1</sub> RA2 <sub>1</sub> RA3 <sub>1</sub> X X X 0 1 X	х	0	1	1	0

X: don't care

#### Here, n=8m+16, z=104-8m

(m is an integer between 2 and 13 that is the number of characters written as ADRAM data.)

### Correspondence between the ADRAM address and theADRAM data

ADRAM address	ADRAM data
RA0 <sub>1</sub> to RA3 <sub>1</sub>	AD1 <sub>1</sub> to AD5 <sub>1</sub>
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+1	AD1 <sub>2</sub> to AD5 <sub>2</sub>
(RA01 to RA31)+2	AD1 <sub>3</sub> to AD5 <sub>3</sub>
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+(m-3)	AD1 <sub>m-2</sub> to AD5 <sub>m-2</sub>
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+(m-2)	AD1 <sub>m-1</sub> to AD5 <sub>m-1</sub>
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+(m-1)	AD1 <sub>m</sub> to AD5 <sub>m</sub>

Example 1: When n=32 bits (m=2: 2 characters ADRAM data write operation)

							Co	ode							
D88	D89	D90	D91	D92	D93	D94	D95	D96	D97	D98	D99	D100	D101	D102	D103
AD1 <sub>1</sub>	AD2 <sub>1</sub>	AD3 <sub>1</sub>	AD4 <sub>1</sub>	AD5 <sub>1</sub>	Х	Х	Х	AD1 <sub>2</sub>	AD2 <sub>2</sub>	AD3 <sub>3</sub>	AD4 <sub>4</sub>	AD5 <sub>5</sub>	х	х	х

							Сс	ode							
D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
RA0 1	$RA1_1$	RA2 <sub>1</sub>	RA3 <sub>1</sub>	х	Х	х	Х	0	1	х	Х	0	1	1	0
													X:	don't	care

#### Correspondence between the ADRAM address and the ADRAM data

ADRAM data
AD1 $_1$ to AD5 $_1$
AD1 <sub>2</sub> to AD5 <sub>2</sub>

### Example 2: When n=80 bits (m=8: 8 characters ADRAM data write operation)

							Co	de							
D40	D41	D42	D43	D44	D45	D46	D47	D48	D49	D50	D51	D52	D53	D54	D55
$AD1_1$	AD2 <sub>1</sub>	AD3 <sub>1</sub>	AD41	AD5 <sub>1</sub>	х	х	х	$AD1_2$	AD2 <sub>2</sub>	AD3 <sub>2</sub>	AD4 <sub>2</sub>	AD5 <sub>2</sub>	х	х	х

							Co	ode							
D56	D57	D58	D59	D60	D61	D62	D63	D64	D65	D66	D67	D68	D69	D70	D71
AD1 <sub>3</sub>	AD2 <sub>3</sub>	AD3 <sub>3</sub>	AD4 <sub>3</sub>	AD5 <sub>3</sub>	Х	Х	Х	AD1 <sub>4</sub>	AD2 <sub>4</sub>	AD3 <sub>4</sub>	AD4 <sub>4</sub>	AD54	Х	Х	х

							Co	de							
D72	D73	D74	D75	D76	D77	D78	D79	D80	D81	D82	D83	D84	D85	D86	D87
AD15	AD2 <sub>5</sub>	AD35	AD45	AD55	Х	Х	Х	AD1 <sub>6</sub>	AD2 <sub>6</sub>	AD3 <sub>6</sub>	AD4 <sub>6</sub>	AD5 <sub>6</sub>	Х	Х	Х

							Co	de							
D88	D89	D90	D91	D92	D93	D94	D95	D96	D97	D98	D99	D100	D101	D102	D103
AD17	AD27	AD37	AD47	AD57	Х	Х	Х	AD1 <sub>8</sub>	AD2 <sub>8</sub>	AD3 <sub>8</sub>	AD4 <sub>8</sub>	AD5 <sub>8</sub>	Х	Х	Х

							Co	ode							
D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
RA0 <sub>1</sub>	RA1 <sub>1</sub>	RA2 <sub>1</sub>	RA3 <sub>1</sub>	Х	Х	Х	Х	0	1	Х	Х	0	1	1	0
													v.	dant	taara

X: don't care

### Correspondence between the ADRAM address and the ADRAM data

ADRAM address	ADRAM data
RA0 <sub>1</sub> to RA3 <sub>1</sub>	AD1 <sub>1</sub> to AD5 <sub>1</sub>
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+1	AD1 <sub>2</sub> to AD5 <sub>2</sub>
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+2	AD1 <sub>3</sub> to AD5 <sub>3</sub>
(RA01 to RA31)+3	AD1 <sub>4</sub> to AD5 <sub>4</sub>
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+4	AD1 <sub>5</sub> to AD5 <sub>5</sub>
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+5	AD1 <sub>6</sub> to AD5 <sub>6</sub>
(RA01 to RA31)+6	AD17 to AD57
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+7	AD1 <sub>8</sub> to AD5 <sub>8</sub>

Exan	nple 3	3: Wh	nen n=	=120	bits (	(m=1)	3:13	chara	icters	ADF	RAM	data	write	oper	ation)
							Co	ode							
D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
$AD1_1$	AD2 <sub>1</sub>	AD3 <sub>1</sub>	AD4 <sub>1</sub>	AD5 <sub>1</sub>	х	х	х	AD1 <sub>2</sub>	AD2 <sub>2</sub>	AD3 <sub>2</sub>	AD4 <sub>2</sub>	AD5 <sub>2</sub>	х	х	х
	Code														
D16	D17	D18	D19	D20	D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31
AD1 <sub>3</sub>	AD2 <sub>3</sub>	AD3 <sub>3</sub>	AD4 <sub>3</sub>	AD5₃	х	х	х	AD1 <sub>4</sub>	AD2 <sub>4</sub>	AD34	AD4 <sub>4</sub>	AD54	х	х	х
							Co	ode							
D32	D33	D34	D35	D36	D37	D38	D39	D40	D41	D42	D43	D44	D45	D46	D47
AD1 <sub>5</sub>	$AD2_5$	AD3 <sub>5</sub>	AD4 <sub>5</sub>	AD5 <sub>5</sub>	Х	х	х	AD1 <sub>6</sub>	AD2 <sub>6</sub>	AD3 <sub>6</sub>	AD4 <sub>6</sub>	AD5 <sub>6</sub>	Х	х	х

							Co	ode							
D48	D49	D50	D51	D52	D53	D54	D55	D56	D57	D58	D59	D60	D61	D62	D63
AD17	AD27	AD37	AD47	AD57	Х	Х	х	AD1 <sub>8</sub>	AD2 <sub>8</sub>	AD3 <sub>8</sub>	AD4 <sub>8</sub>	AD5 <sub>8</sub>	Х	Х	Х

							Co	ode							
D64	D65	D66	D67	D68	D69	D70	D71	D72	D73	D74	D75	D76	D77	D78	D79
AD19	AD2 <sub>9</sub>	AD3 <sub>9</sub>	AD4 <sub>9</sub>	AD5 <sub>9</sub>	Х	Х	Х	AD1 <sub>10</sub>	AD2 <sub>10</sub>	AD3 <sub>10</sub>	AD4 <sub>10</sub>	AD5 <sub>10</sub>	Х	Х	Х

							Co	de							
D80	D81	D82	D83	D84	D85	D86	D87	D88	D89	D90	D91	D92	D93	D94	D95
AD1 <sub>11</sub>	AD211	AD311	AD411	AD511	Х	Х	Х	AD1 <sub>12</sub>	AD212	AD312	AD412	AD512	Х	Х	Х

							Co	de							
D96	D97	D98	D99	D100	D101	D102	D103	D104	D105	D106	D107	D108	D109	D110	D111
AD1 <sub>13</sub>	AD2 <sub>13</sub>	AD3 <sub>13</sub>	AD4 <sub>13</sub>	AD5 <sub>13</sub>	х	Х	х	RA0 1	RA1 <sub>1</sub>	RA2 <sub>1</sub>	RA3 <sub>1</sub>	Х	Х	х	Х

Code													
D112	D113	D114	D115	D116	D117	D118	D119						
0	1	х	х	0	1	1	0						
					v	1 1	4						

X: don't care

### Correspondence between the ADRAM address and the ADRAM data

ADRAM address	ADRAM data
RA01 to RA31	AD1 <sub>1</sub> to AD5 <sub>1</sub>
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+1	AD1 <sub>2</sub> to AD5 <sub>2</sub>
(RA01 to RA31)+2	AD1 <sub>3</sub> to AD5 <sub>3</sub>
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+3	AD1 <sub>4</sub> to AD5 <sub>4</sub>
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+4	AD1 $_5$ to AD5 $_5$
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+5	AD1 <sub>6</sub> to AD5 <sub>6</sub>
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+6	AD17 to AD57

 ne montanti dutu	
ADRAM address	ADRAM data
(RA01 to RA31)+7	AD18 to AD58
(RA01 to RA31)+8	AD19 to AD59
(RA0 <sub>1</sub> to RA35 <sub>1</sub> )+9	AD110 to AD510
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+10	AD1 <sub>11</sub> to AD5 <sub>11</sub>
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+11	AD1 <sub>12</sub> to AD5 <sub>12</sub>
(RA0 <sub>1</sub> to RA3 <sub>1</sub> )+12	AD1 <sub>13</sub> to AD5 <sub>13</sub>

• CGRAM data write ... <Specifies the CGRAM address and stores data at that address> (Write data to CGRAM)

	Code														
D56	D57	D58	D59	D60	D61	D62	D63	D64	D65	D66	D67	D68	D69	D70	D71
CD1	CD2	CD3	CD4	CD5	CD6	CD7	CD8	CD9	CD10	CD11	CD12	CD13	CD14	CD15	CD16
Code															
							Co	de							
D72	D73	D74	D75	D76	D77	D78		ode D80	D81	D82	D83	D84	D85	D86	D87
							D79	D80			D83 CD28	-			

	Code														
D88	D88 D89 D90 D91 D92 D93 D94 D95 D96 D97 D98 D99 D100 D101 D102 D												D103		
CD33	CD34	CD35	CD36	CD37	CD38	CD39	CD40	Х	Х	Х	Х	х	Х	х	Х

	Code														
D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	Х	Х	Х	Х	0	1	1	1
													$\mathbf{v}$	dan'	tooro

X: don't care

CA0 to CA7: CGRAM address

CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	
LSB							MSB	-
$\uparrow$							$\uparrow$	
Least sig	gnificant	bit				Most	significa	nt bit

CD1 to CD40: CGRAM data (5×7 or 5×8 dot matrix display data)

The bit CDn (where n is an integer between 1 and 40) corresponds to the  $5\times7$  or  $5\times8$  dot matrix display data. The figure below shows that correspondence. When CDn is 1 the dots which correspond to that data will be turned on.

CD1	CD2	CD3	CD4	CD5
CD6	CD7	CD8	CD9	CD10
CD11	CD12	CD13	CD14	CD15
CD16	CD17	CD18	CD19	CD20
CD21	CD22	CD23	CD24	CD25
CD26	CD27	CD28	CD29	CD30
CD31	CD32	CD33	CD34	CD35
CD36	CD37	CD38	CD39	CD40

Note: \*18. CD1 to CD35: 5×7 dot matrix display data CD1 to CD40: 5×8 dot matrix display data • Set display contrast... <Sets the display contrast> (Set display contrast)

	Code														
D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
CT0	CT1	CT2	CT3	Х	х	Х	Х	CTC	Х	х	Х	1	0	0	0

X: don't care

### CT0 to CT3: Sets the display contrast (11 steps)

CT0	CT1	CT2	CT3	LCD drive 4/4 bias voltage supply V <sub>LCD</sub> 0 level
0	0	0	0	0.94V <sub>LCD</sub> =V <sub>LCD</sub> -(0.03V <sub>LCD</sub> ×2)
1	0	0	0	0.91V <sub>LCD</sub> =V <sub>LCD</sub> -(0.03V <sub>LCD</sub> ×3)
0	1	0	0	0.88V <sub>LCD</sub> =V <sub>LCD</sub> -(0.03V <sub>LCD</sub> ×4)
1	1	0	0	0.85V <sub>LCD</sub> =V <sub>LCD</sub> -(0.03V <sub>LCD</sub> ×5)
0	0	1	0	0.82V <sub>LCD</sub> =V <sub>LCD</sub> -(0.03V <sub>LCD</sub> ×6)
1	0	1	0	0.79V <sub>LCD</sub> =V <sub>LCD</sub> -(0.03V <sub>LCD</sub> ×7)
0	1	1	0	0.76V <sub>LCD</sub> =V <sub>LCD</sub> -(0.03V <sub>LCD</sub> ×8)
1	1	1	0	0.73V <sub>LCD</sub> =V <sub>LCD</sub> -(0.03V <sub>LCD</sub> ×9)
0	0	0	1	0.70V <sub>LCD</sub> =V <sub>LCD</sub> -(0.03V <sub>LCD</sub> ×10)
1	0	0	1	0.67V <sub>LCD</sub> =V <sub>LCD</sub> -(0.03V <sub>LCD</sub> ×11)
0	1	0	1	0.64V <sub>LCD</sub> =V <sub>LCD</sub> -(0.03V <sub>LCD</sub> ×12)

CTC: Sets the display contrast adjustment circuit state

CTC	Display contrast adjustment circuit state
0	The display contrast adjustment circuit is disabled, and the V <sub>LCD</sub> 0 pin level is forced to the V <sub>LCD</sub> level.
1	The display contrast adjustment circuit operates, and the display contrast is adjusted.

Note that although the display contrast can be adjusted by operating the built-in display contrast adjustment circuit, it is also possible to apply fine adjustments to the contrast by connecting an external variable resistor to the V<sub>LCD</sub>4 pin and modifying the V<sub>LCD</sub>4 pin voltage. However, the following conditions must be met: V<sub>LCD</sub>0-V<sub>LCD</sub>4 $\geq$  4.5V, and  $1.5V \geq V_{LCD}4 \geq 0V$ .

• Set key scan output port/general-purpose output port state

... <Sets the key scan output port and general-purpose output port states>

### (Key scan output port and General-purpose output port control)

	Code																						
D72	D73	D74	D75	D76	D77	D78	D79	D80	D81	D82	D83	D84	D85	D86	D87	D88	D89	D90	D91	D92	D93	D94	D95
W10	W11	W12	W13	W14	W15	W20	W21	W22	W23	W24	W25	W30	W31	W32	W33	W34	W35	PC10	PC11	PC20	PC21	PC30	PC31

											Cod	de											
D96	D97	D98	D99	D100	D101	D102	D103	D104	D105	D106	D107	D108	D109	D110	D111	D112	D113	D114	D115	D116	D117	D118	D119
PC32	PF0	PF1	PF2	PF3	KC1	KC2	KC3	KC4	KC5	KC6	KC7	KP1	KP2	KP3	Х	Х	Х	Х	Х	1	0	0	1
																					V.	1	

X: don't care

KP1 to KP3: Set the output pins KS1/P1, KS2/P2, and KS7/P3 as either key scan output ports or general-purpose output ports.

				Output pin			General-	
KP1	KP2	KP3	KS1/P1	KS2/P2	KS7/P3	Max. Key Input Number	purpose Output Port Number	
0	0	0	KS1	KS2	KS7	35	0	
1	0	0	P1	KS2	KS7	30	1	
0	1	0	KS1	P2	KS7	30	1	
0	0	1	KS1	KS2	P3	30	1	
1	1	0	P1	P2	KS7	25	2	
0	1	1	KS1	P2	P3	25	2	*19) KSn(n=1,2
1	0	1	P1	KS2	P3	25	2	Pn(n=1 to
1	1	1	P1	P2	P3	20	3	

) KSn(n=1,2,7): Key scan output port Pn(n=1 to 3): General-purpose output port

### KC1 to KC7: Sets the key scan output pin KS1 to KS7 state

Output pin	KS1	KS2	KS3	KS4	KS5	KS6	KS7
Key scan output state setting data	KC1	KC2	KC3	KC4	KC5	KC6	KC7

If, for example, the output pins KS1/P1, KS2/P2, and KS7/P3 are set as key scan output ports, the output pins KS1 to KS3 will go high ( $V_{DD}$ ) and KS4 to KS7 go low ( $V_{SS}$ ) in the key scan standby state when KC1 to KC3 are set to 1 and KC4 to KC7 are set to 0. Note that key scan output signals are not output from output pins that are set to the low level.

### PC10, PC11: Sets the general-purpose output port P1 state

PC10	PC11	Output pin (P1) state
0	0	"L"(V <sub>SS</sub> )
1	0	"H"(V <sub>DD</sub> )
0	1	PWM signal output

### PC20, PC21: Sets the general-purpose output port P2 state

PC20	PC21	Output pin (P2) state
0	0	"L"(V <sub>SS</sub> )
1	0	"H"(V <sub>DD</sub> )
0	1	PWM signal output

PC30 to PC32: Sets the general-purpose output port P3 state

		0	
PC30	PC31	PC32	Output pin (P3) state
0	0	0	"L"(V <sub>SS</sub> )
1	0	0	"H"(V <sub>DD</sub> )
0	1	0	PWM signal output
1	1	0	Clock signal output (fosc/2, f <sub>CK</sub> /2)
0	0	1	Clock signal output (fosc/8, f <sub>CK</sub> /8)

PF0 to PF3: Set the frame frequency of the PWM output waveforms.

(when ge	neral-pur	pose outou	t ports P1	to P3 are set to select the PWM signal generation function.)

PF0	PF1	PF2	PF3	PWM Output Waveform Frame Frequency fp[Hz]
0	0	0	0	fosc/1536, f <sub>CK</sub> /1536
1	1 0 0 0			fosc/1408, f <sub>CK</sub> /1408
0	1	0	0	fosc/1280, f <sub>CK</sub> /1280
1	1	0	0	fosc/1152, f <sub>CK</sub> /1152
0	0	1	0	fosc/1024, f <sub>CK</sub> /1024
1	0	1	0	fosc/896, f <sub>CK</sub> /896
0	1	1	0	fosc/768, f <sub>CK</sub> /768
1	1	1	0	fosc/640, f <sub>CK</sub> /640
0	0	0	1	fosc/512, f <sub>CK</sub> /512
1	1 0 0 1		1	fosc/384, f <sub>CK</sub> /384
0	1	0	1	fosc/256, f <sub>CK</sub> /256

### W10 to W15, W20 to W25, W30 to W35: Set the pulse width of the PWM output waveforms.

(when general-purpose outout ports P1 to P3 are set to select the PWM signal generation function.)


									0 . 2				
Wn0	Wn1	Wn2	Wn3	Wn4	Wn5	PWM Signal Pn Pulse Width	Wn0	Wn1	Wn2	Wn3	Wn4	Wn5	PWM Signal Pn Pulse Width
0	0	0	0	0	0	(1/64) ×Tp	0	0	0	0	0	1	(33/64) ×Tp
1	0	0	0	0	0	(2/64) ×Tp	1	0	0	0	0	1	(34/64) ×Tp
0	1	0	0	0	0	(3/64) ×Tp	0	1	0	0	0	1	(35/64) ×Tp
1	1	0	0	0	0	(4/64) ×Tp	1	1	0	0	0	1	(36/64) ×Tp
0	0	1	0	0	0	(5/64) ×Tp	0	0	1	0	0	1	(37/64) ×Tp
1	0	1	0	0	0	(6/64) ×Tp	1	0	1	0	0	1	(38/64) ×Tp
0	1	1	0	0	0	(7/64) ×Tp	0	1	1	0	0	1	(39/64) ×Tp
1	1	1	0	0	0	(8/64) ×Tp	1	1	1	0	0	1	(40/64) ×Tp
0	0	0	1	0	0	(9/64) ×Tp	0	0	0	1	0	1	(41/64) ×Tp
1	0	0	1	0	0	(10/64) ×Tp	1	0	0	1	0	1	(42/64) ×Tp
0	1	0	1	0	0	(11/64) ×Tp	0	1	0	1	0	1	(43/64) ×Tp
1	1	0	1	0	0	(12/64) ×Tp	1	1	0	1	0	1	(44/64) ×Tp
0	0	1	1	0	0	(13/64) ×Tp	0	0	1	1	0	1	(45/64) ×Tp
1	0	1	1	0	0	(14/64) ×Tp	1	0	1	1	0	1	(46/64) ×Tp
0	1	1	1	0	0	(15/64) ×Tp	0	1	1	1	0	1	(47/64) ×Tp
1	1	1	1	0	0	(16/64) ×Tp	1	1	1	1	0	1	(48/64) ×Tp
0	0	0	0	1	0	(17/64) ×Tp	0	0	0	0	1	1	(49/64) ×Tp
1	0	0	0	1	0	(18/64) ×Tp	1	0	0	0	1	1	(50/64) ×Tp
0	1	0	0	1	0	(19/64) ×Tp	0	1	0	0	1	1	(51/64) ×Tp
1	1	0	0	1	0	(20/64) ×Tp	1	1	0	0	1	1	(52/64) ×Tp
0	0	1	0	1	0	(21/64) ×Tp	0	0	1	0	1	1	(53/64) ×Tp
1	0	1	0	1	0	(22/64) ×Tp	1	0	1	0	1	1	(54/64) ×Tp
0	1	1	0	1	0	(23/64) ×Tp	0	1	1	0	1	1	(55/64) ×Tp
1	1	1	0	1	0	(24/64) ×Tp	1	1	1	0	1	1	(56/64) ×Tp
0	0	0	1	1	0	(25/64) ×Tp	0	0	0	1	1	1	(57/64) ×Tp
1	0	0	1	1	0	(26/64) ×Tp	1	0	0	1	1	1	(58/64) ×Tp
0	1	0	1	1	0	(27/64) ×Tp	0	1	0	1	1	1	(59/64) ×Tp
1	1	0	1	1	0	(28/64) ×Tp	1	1	0	1	1	1	(60/64) ×Tp
0	0	1	1	1	0	(29/64) ×Tp	0	0	1	1	1	1	(61/64) ×Tp
1	0	1	1	1	0	(30/64) ×Tp	1	0	1	1	1	1	(62/64) ×Tp
0	1	1	1	1	0	(31/64) ×Tp	0	1	1	1	1	1	(63/64) ×Tp
1	1	1	1	1	0	(32/64) ×Tp	1	1	1	1	1	1	(64/64) ×Tp

Note: \*20. Wn0 to Wn5 (n=1 to 3): PWM data for the PWM output waveforms at general-purpose output ports Pn (n=1 to 3).

 $Tp = \frac{1}{fp}$ 

### Serial Data Output

(1) When CL is stopped at the low level



X: don't care

- B0 to B3, A0 to A3: CCB address 43H
- KD1 to KD35: Key data
- SA: Sleep acknowledge data

Note: \*21. When key data read operation is executed with DO set high (no key data read request present), the key data (KD1 to KD35) and sleep acknowledge data (SA) are invalid.

### Output Data

### (1) KD1 to KD35: Key data

When a key matrix of up to 35 keys is formed from the KS1 to KS7 output pins and the KI1 to KI5 input pins and one of those keys is pressed, the key output data corresponding to that key will be set to 1. The table shows the relationship between those pins and the key data bits.

			5		
	KI1	KI2	KI3	KI4	KI5
KS1/P1	KD1	KD2	KD3	KD4	KD5
KS2/P1	KD6	KD7	KD8	KD9	KD10
KS3	KD11	KD12	KD13	KD14	KD15
KS4	KD16	KD17	KD18	KD19	KD20
KS5	KD21	KD22	KD23	KD24	KD25
KS6	KD26	KD27	KD28	KD29	KD30
KS7/P3	KD31	KD32	KD33	KD34	KD35

KD1 to KD10 are all set to 0 when the output pins KS1/P1 and KS2/P2 are set as general-purpose output ports with the "set key scan output port/general-purpose output port state" instruction and a key matrix of maximum 25 keys is formed from the output pins KS3 to KS6 and KS7/P3 and the input pins K11 to K15.


### (2) SA: Sleep acknowledge data

This output data bit is set to the state when the key was pressed. Also, while DO will be low in this case, if serial data is input and the mode is set (to normal or sleep mode) during this period, that mode will be set. SA will be 1 in Sleep mode and 0 in normal mode.

### **Key Scan Operation Functions**


### (1) Key scan timing

The key scan period is 2296T(s). To reliably determine the on/off state of the keys, the LC75812PT scans the keys twice and determines that a key has been pressed when the key data agrees. It outputs a key data read request (a low level on DO) 4800T(s) after starting a key scan. If the key data dose not agree and a key was pressed at that point, it scans the keys again. Thus the LC75812PT cannot detect a key press shorter than 4800T(s).




Note: \*22. Not that the high/low states of these pins are determined by the "set key scan output port/general-purpose output port state" instruction, and that key scan output signals are not output from pins that are set to low.

- (2) In normal mode
  - The pins KS1 to KS7 are set to high or low with the "set key scan output port/general-purpose output port state" instruction.
  - If a key on one of the lines corresponding to a KS1 to KS7 pin which is set high is pressed, a key scan is started and the keys are scanned until all keys are released. Multiple key presses are recognized by determining whether multiple key data bits are set.
  - If a key is pressed for longer than 4800T(s) (Where T=1/fosc, T=1/f<sub>CK</sub>) the LC75812PT outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, DO will be set high.
  - After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75812PT performs another key scan. Also note that DO, being an open-drain output, requires a pull-up resistor (between  $1k\Omega$  and  $10k\Omega$ ).



(3) In sleep mode


- The pins KS1 to KS7 are set to high or low with the "set key scan output port/general-purpose output port state" instruction.
- If a key on one of the lines corresponding to a KS1 to KS7 pin which is set high is pressed in the RC oscillator operating mode, the oscillator on the OSC pin is started (the IC starts receiving the external clock in external clock operating mode) and a key scan is performed. Keys are scanned until all keys released. Multiple key presses are recognized by determining whether multiple key data bits are set.
- If a key is pressed for longer than 4800T(s) (Where T=1/fosc, T=1/f<sub>CK</sub>) the LC75812PT outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, DO will be set high.
- After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75812PT performs another key scan. However, this dose not clear sleep mode. Also note that DO, being an open-drain output, requires a pull-up resistor (between  $1k\Omega$  and  $10k\Omega$ ).
- Sleep mode key scan example
- Example: When a "display on/off control (SP=1)" instruction and a "set key scan output port/general-purpose output port state (KP1 to KP3=0, KC1 to KC6= 0, KC7=1)" instruction are executed. (i.e. sleep mode with only KS7 high.)



When any one of these keys is pressed in RC oscillator operating mode, the oscillator on the OSC pin is started (the IC starts receiving the external clock in external clock operating mode) and the keys are scanned.

Note: \*23. These diodes are required to reliably recognize multiple key presses on the KS7 line when sleep mode state with only KS7 high, as in the above example.


That is, these diodes prevent incorrect operations due to sneak currents in the KS7 key scan output signal when keys on the KS1 to KS6 lines are pressed at the same time.



### **Multiple Key Presses**


Although the LC75812PT is capable of key scanning without inserting diodes for dual key presses, triple key presses on the KI1 to KI5 input pin lines, or multiple key presses on the KS1 to KS7 output pin lines, multiple presses other than these cases may result in keys that were not pressed recognized as having been pressed.

Therefore, a diode must be inserted in series with each key. Applications that do not recognize multiple key presses of three or more keys should check the key data for three or more 1 bits and ignore such data.



When a "set display technique" instruction with FC0 = 0, FC1 = 0 are executed: $f8 = \frac{fosc}{3072}$ , $f8 = \frac{fCK}{3072}$	
When a "set display technique" instruction with FC0 = 1, FC1 = 0 are executed: $f8 = \frac{fosc}{1536}$ , $f8 = \frac{fCK}{1536}$	
When a "set display technique" instruction with FC0 = 0, FC1 =1 are executed: $f8 = \frac{\text{fosc}}{768}$ , $f8 = \frac{\text{f}CK}{768}$	

### 1/9 Duty, 1/4 Bias Drive Technique




#### - V<sub>DD</sub> P1 $(56/64) \times Tp$ (56/64) × Tp - V<sub>SS</sub> - V<sub>DD</sub> 1 P2 (48/64) × Tp (48/64) × Tp - V<sub>SS</sub> - V<sub>DD</sub> Р3 (40/64) × Tp (40/64) × Tp - V<sub>SS</sub> - V<sub>DD</sub> P1 $\Leftrightarrow$ $\Leftrightarrow$ - V<sub>SS</sub> (8/64) × Tp (8/64) × Tp - V<sub>DD</sub> 2 P2 $\leftarrow$ < $\rightarrow$ - V<sub>SS</sub> (16/64) × Tp (16/64) × Tp – V<sub>DD</sub> P3 $\leftarrow$ $\leftarrow$ - V<sub>SS</sub> (24/64) × Tp $(24/64) \times Tp$ — V<sub>DD</sub> P1 (32/64) × Tp (32/64) × Tp - V<sub>SS</sub> – V<sub>DD</sub> 3 P2 - V<sub>SS</sub> (32/64) × Tp (32/64) × Tp - V<sub>DD</sub> Р3 → (32/64) × Tp (32/64) × Tp $- v_{SS}$ $Tp = \frac{1}{fp}$ ⇒i← $\rightarrow$ ← Тр Тр

**PWM Output Waveform** 

	"Set key scan output port/general-purpose output port state" Instruction Data																PWM Output	
W10	W11	W12	W13	W14	W15	W20	W21	W22	W23	W24	W25	W30	W31	W32	W33	W34	W35	Waveform of General-purpose Output Ports P1 to P3
1	1	1	0	1	1	1	1	1	1	0	1	1	1	1	0	0	1	D
1	1	1	0	0	0	1	1	1	1	0	0	1	1	1	0	1	0	0
1	1	1	1	1	0	1	1	1	1	1	0	1	1	1	1	1	0	3

"Set key scan output port/general-purpose output port state" Instruction Data				PWM Output Waveform
PF0	PF1	PF2	PF3	Frame Frequency fp[Hz]
0	0	0	0	fosc/1536, fCK/1536
1	0	0	0	fosc/1408, fCK/1408
0	1	0	0	fosc/1280, fCK/1280
1	1	0	0	fosc/1152, fCK/1152
0	0	1	0	fosc/1024, fCK/1024
1	0	1	0	fosc/896, fCK/896
0	1	1	0	fosc/768, fCK/768
1	1	1	0	fosc/640, fCK/640
0	0	0	1	fosc/512, fCK/512
1	0	0	1	fosc/384, fCK/384
0	1	0	1	fosc/256, fCK/256

### Clock Signal Output Waveform



### Voltage Detection Type Reset Circuit (VDET)

This circuit generates an output signal and resets the system when logic block power is first applied and when the voltage drops, i.e., when the logic block power supply voltage is less than or equal to the power down detection voltage  $V_{DET}$ , which is 2.2 V, typical. To assure that this function operates reliably, a capacitor must be added to the logic block power supply line so that the logic block power supply voltage  $V_{DD}$  rise time when the logic block power is first applied and the logic block power supply voltage  $V_{DD}$  fall time when the voltage drops are both at least 1ms. (See Figure 5.)

### **Power Supply Sequence**

The following sequences must be observed when power is turned on and off. (See Figure 5.)

- Power on: Logic block power supply(VDD) on  $\rightarrow$  LCD driver block power supply (VLCD) on
- Power off: LCD driver block power supply(V<sub>LCD</sub>) off  $\rightarrow$  Logic block power supply (V<sub>DD</sub>) off When 5 V signal is applied to the CE, CL, DI, and INH pins which are to be connected to the controller and if the logic block power supply (V<sub>DD</sub>) is off, set the input voltage at the CE, CL, DI, and INH pins to 0 V and apply the 5 V signal to these pins after turning on the logic block power supply (V<sub>DD</sub>).

### System Reset

### 1. Reset function

The LC75812PT performs a system reset with the  $V_{DET}$ . When a system reset is applied, the display is turned off, key scanning is disabled, the key data is reset, and the general-purpose output ports are set to and held at the low level (VSS).

These states that are created as a result of the system reset can be cleared by executing the instruction described below. (See Figure 5.)

• Clearing the display off state

Display operation can be enabled by executing a "display on/off control" instruction. However, since the contents of the DCRAM, ADRAM, and CGRAM are undefined, applications must set the contents of these memories before turning on display with the "display on/off control" instruction. That is, applications must execute the following instructions.

- Set display technique (The "set display technique" instruction must be executed first.)
- DCRAM data write
- ADRAM data write (If the ADRAM is used.)
- CGRAM data write (If the CGRAM is used.)
- Set AC address
- Set display contrast (If the display contrast adjustment circuit is used.)

After executing the above instructions, applications must turn on the display with a "display on/off control" instruction.

Note that when applications turn off in the normal mode, applications must turn off the display with a "display on/off control" instruction or the  $\overline{\text{INH}}$  pin.

• Clearing the key scan disable and key data reset states

By executing the following instructions not only create a state in which key scanning can be performed, but also clear the key data reset.

- Set display technique (The "set display technique" instruction must be executed first.)
- Set key scan output port/general-purpose output port state

• Clearing the general-purpose output ports locked at the low level (VSS) state

By executing the following instructions clear the general-purpose output ports locked at the low level ( $V_{SS}$ ) state and set the states of the general-purpose output ports.

- Set display technique (The "set display technique" instruction must be executed first.)
- Set key scan output port/general-purpose output port state

V <sub>DD</sub>				t3 t4
VLCD				
Instruction execution		X Initial state	settings X	
Key scan	Disabled	X	Execution enabled	X
General-purpose output ports	Fixed at the low level (V	SS) Can be set to such	states as high (V <sub>DD</sub> ), or low (\	V <sub>SS</sub> ) level
Display state		Display off	Display o	
	"Set ł gener	↑ display technique" and key scan output port/ ral-purpose output port instruction execution	个 "Display on/off control" instruction execution (Turning the display on)	↑ "Display on/off control" instruction execution (Turning the display off)
	<ul> <li>t2 ≥ 0</li> <li>t3 ≥ 0</li> <li>t4 ≥ 1 [ms] (Logid</li> <li>Initial state setting Set display technic DCRAM data wrich ADRAM data wrich</li> </ul>	que (The "set display techn	ge V <sub>DD</sub> fall time) nique" instruction must be e	executed first.)

Set AC address

Set display contrast (If the display contrast adjustment circuit is used.)

[Figure 5]

### 2. Block states during a system reset

(1) CLOCK GENERATOR, TIMING GENERATOR

When a reset is applied, these circuits are forcibly initialized internally. Then, when the "set display technique" instruction is executed, oscillation of the OSC pin starts in RC oscillator operating mode (the IC starts receiving the external clock in external clock operating mode), execution of the instruction is enabled.

(2) INSTRUCTION REGISTER, INSTRUCTION DECODER

When a reset is applied, these circuits are forcibly initialized internally. Then, when instruction execution starts, the IC operates according to those instructions.

(3) ADDRESS REGISTER, ADDRESS COUNTER

When a reset is applied, these circuits are forcibly initialized internally. Then, the DCRAM and the ADRAM addresses are set when "Set AC address" instruction is executed.

(4) DCRAM, ADRAM, CGRAM

Since the contents of the DCRAM, ADRAM, and CGRAM become undefined during a reset, applications must execute "DCRAM data write", "ADRAM data write (If the ADRAM is used.)", and "CGRAM data write (If the CGRAM is used.)" instructions before executing a "display on/off control" instruction.

(5) CGROM

Character patterns are stored in this ROM.

(6) LATCH

Although the value of the data in the latch is undefined during a reset, the ADRAM, CGROM, and CGRAM data is stored by executing a "display on/off control" instruction.

(7) COMMON DRIVER, SEGMENT DRIVER

These circuits are forced to the display off state when a reset is applied.

(8) CONTRAST ADJUSTER

Display contrast adjustment circuit operation is disabled when a reset is applied. After that, the display contrast can be set by executing a "set display contrast" instruction.

(9) KEY SCAN, KEY BUFFER


When a reset is applied, these circuits are forcibly initialized internally, and key scan operation is disabled. Also, the key data is all set to 0. After that, key scanning can be performed by executing a "set key scan output port/general-purpose output port state" instruction.

(10) GENERAL PURPOSE PORT

When a reset is applied, the general-purpose output port state is locked at the low level (VSS).

(11) CCB INTERFACE, SHIFT REGISTER

These circuits go to the serial data input wait state.



\*24 This output pin is forcibly set to the segment output function and held low (V<sub>LCD</sub>4). If the "set display technique" instruction is executed, however, either segment output or common output is selected according to the instruction.

\*27

\*25 This output pin is forcibly set to general-purpose output port and held low (VSS). If the "set display technique" and the "set key scan output port/general-purpose output port state" instructions are executed, however, either key scan output port or general-purpose output port is selected according to the instructions.

\*26 This I/O pin is forcibly set to the high-impedance state.


Н

DO

\*27 Since this output pin is an open-drain output, a pull-up resistor (between 1 k $\Omega$  and 10 k $\Omega$ ) is required. This pin is held at the high level even if a key data read operation is performed before executing the "set display technique" or "set key scan output port/general-purpose output port state" instruction.


### **OSC Pin Peripheral Circuit**

 RC oscillator operating mode (when the "set display technique (OC=0)" instruction is executed) When RC oscillator operating mode is selected, an external resistor Rosc and an external capacitor Cosc must be connected between the OSC pin and GND.



(2) External clock operating mode (when the "set display technique (OC=1)" instruction is executed)


When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22 k $\Omega$ ) between the OSC pin and external clock output pin (external oscillator). Determine the value of the resistance according to the maximum allowable current value at the external clock output pin. Also make sure that the waveform of the external clock is not heavily distorted.



Note: \*28. Allowable current value at external clock output pin >  $\frac{VDD}{Rg}$ 

### Pins P1 to P3 peripheral circuit


It is recommended that the following circuit be used when adjusting the brightness of the LED backlight in PWM mode using the general-purpose output ports P1 to P3 (when PWM signal output function is selected with the general-purpose output ports P1 to P3 under the "set key scan output port/general-purpose output port state" instruction):



### Note when applying a 5 V signal to the CE, CL, DI, and $\overline{\rm INH}$ pins


When applying a 5V signal to the CE, CL, DI, and  $\overline{\text{INH}}$  pins which are to be connected to the controller, set the input voltage to the CE, CL, DI, and  $\overline{\text{INH}}$  pins to 0 V if the logic block power supply (V<sub>DD</sub>) is off, and apply the 5 V signal to those pins after turning on the logic block power supply (V<sub>DD</sub>).

1/8 duty, 1/4 bias drive technique (for use with normal panels)




- Note \*29. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V<sub>DD</sub> rise time when power is applied and the logic block power supply voltage V<sub>DD</sub> fall time when power drops are both at least 1 ms, as the LC75812PT is reset by the V<sub>DET</sub>.
  - \*30. If a variable resistor is not used for display contrast fine adjustment, the V<sub>LCD</sub>4 pin must be connected to ground.
  - \*31. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22 k $\Omega$ ) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
  - \*32. If the function of  $\overline{\text{INH}}$  pin is not used, the  $\overline{\text{INH}}$  pin must be connected to the logic block power supply VDD.
  - \*33. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 k $\Omega$  and 10 k $\Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
  - \*34 When applying a 5 V signal to the CE, CL, DI, and INH pins, set the input voltage to 0 V if the logic block power supply (V<sub>DD</sub>) is off and apply the 5 V signal to those pins after turning on the logic block power supply (V<sub>DD</sub>).

1/8 duty, 1/4 bias drive technique (for use with large panels)




- Note \*29. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V<sub>DD</sub> rise time when power is applied and the logic block power supply voltage V<sub>DD</sub> fall time when power drops are both at least 1 ms, as the LC75812PT is reset by the V<sub>DET</sub>.
  - \*30. If a variable resistor is not used for display contrast fine adjustment, the V<sub>LCD</sub>4 pin must be connected to ground.
  - \*31. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22 k $\Omega$ ) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
  - \*32. If the function of INH pin is not used, the INH pin must be connected to the logic block power supply VDD.
  - \*33. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 k $\Omega$  and 10 k $\Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
  - \*34 When applying a 5 V signal to the CE, CL, DI, and INH pins, set the input voltage to 0 V if the logic block power supply (V<sub>DD</sub>) is off and apply the 5 V signal to those pins after turning on the logic block power supply (V<sub>DD</sub>).

1/9 duty, 1/4 bias drive technique (for use with normal panels)



- Note \*29. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V<sub>DD</sub> rise time when power is applied and the logic block power supply voltage V<sub>DD</sub> fall time when power drops are both at least 1 ms, as the LC75812PT is reset by the V<sub>DET</sub>.
  - \*30. If a variable resistor is not used for display contrast fine adjustment, the  $V_{LCD}4$  pin must be connected to ground.
  - \*31. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22 k $\Omega$ ) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
  - \*32. If the function of INH pin is not used, the INH pin must be connected to the logic block power supply VDD.
  - \*33. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 k $\Omega$  and 10 k $\Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
  - \*34 When applying a 5 V signal to the CE, CL, DI, and INH pins, set the input voltage to 0 V if the logic block power supply (V<sub>DD</sub>) is off and apply the 5 V signal to those pins after turning on the logic block power supply (V<sub>DD</sub>).

1/9 duty, 1/4 bias drive technique (for use with large panels)



- Note \*29. Add a capacitor to the logic block power supply line so that the logic block power supply voltage V<sub>DD</sub> rise time when power is applied and the logic block power supply voltage V<sub>DD</sub> fall time when power drops are both at least 1 ms, as the LC75812PT is reset by the V<sub>DET</sub>.
  - \*30. If a variable resistor is not used for display contrast fine adjustment, the V<sub>LCD</sub>4 pin must be connected to ground.
  - \*31. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor Rg (2.2 to 22 k $\Omega$ ) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
  - \*32. If the function of  $\overline{\text{INH}}$  pin is not used, the  $\overline{\text{INH}}$  pin must be connected to the logic block power supply VDD.
  - \*33. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 k $\Omega$  and 10 k $\Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
  - \*34 When applying a 5 V signal to the CE, CL, DI, and INH pins, set the input voltage to 0 V if the logic block power supply (V<sub>DD</sub>) is off and apply the 5 V signal to those pins after turning on the logic block power supply (V<sub>DD</sub>).

	LSB	Inst	ruction (he	exadecimal)		MSB		
No.	D96 to	D100 to	D104 to	D108 to	D112 to	D116 to	Display	Operation
	D99	D103	D107	D111	D115	D119		
1		(Init		application with the V <sub>DI</sub>	=т)			Initializes the IC. The display is in the off state.
				y technique	_ 1 '			Sets to 1/8 duty 1/4 bias display drive
2					0	8		technique
	[	DCRAM da	ta write (no	ormal increr	nent mode	e)		Writes the display data " " to DCRAM
3	0	2	0	0	1	Α		address 00H
	[	DCRAM da	ta write (no	ormal increr	nent mode	e)		Writes the display data "S" to DCRAM
4					3	5		address 01H
-	[	DCRAM da	ta write (no	ormal increr	nent mode	e)		Writes the display data "A" to DCRAM
5					1	4		address 02H
<u>_</u>	[	DCRAM da	ta write (no	ormal increr	nent mode	e)		Writes the display data "N" to DCRAM
6					E	4		address 03H
7	[	DCRAM da	ta write (no	ormal increr	nent mode	e)		Writes the display data "Y" to DCRAM
1					9	5		address 04H
8	[	DCRAM da	ta write (no	ormal increr	nent mode	e)		Writes the display data "O" to DCRAM
0					F	4		address 05H
9	[	DCRAM da	ta write (no	ormal increr	nent mode	e)		Writes the display data " " to DCRAM
9					0	2		address 06H
10	[	DCRAM da	ta write (no	ormal increr	nent mode	e)		Writes the display data "L" to DCRAM
10					С	4		address 07H
11	[	DCRAM da	ta write (no	ormal increr	nent mode	e)		Writes the display data "S" to DCRAM
					3	5		address 08H
12	[	DCRAM da	ta write (no	ormal increr	nent mode	e)		Writes the display data "I" to DCRAM
					9	4		address 09H
13	[	DCRAM da	ta write (no	ormal increr	nent mode	-		Writes the display data " " to DCRAM
-					0	2		address 0AH
14	[	DCRAM da	ta write (no	ormal increr		- -		Writes the display data "L" to DCRAM
					С	4		address 0BH
15	[	DCRAM da	ta write (no	ormal increr		-		Writes the display data "C" to DCRAM
					3	4		address 0CH
16	[	DCRAM da	ta write (no	ormal increr		-		Writes the display data "7" to DCRAM
					7	3		address 0DH
17	[	CRAM da	ta write (no	ormal increr		, 		Writes the display data "5" to DCRAM
					5	3		address 0EH
18	[	JCRAM da	ta write (no	ormal increr		,		Writes the display data "8" to DCRAM
			ha		8	3		address 0FH
19	[	JCRAM da	ta write (no	ormal increr		, 		Writes the display data "1" to DCRAM
			ha comit o d		1	3		address 10H
20	l	JUKAM da	ia write (no	ormal increr				Writes the display data "2" to DCRAM address 11H
			to write (~	ormol in and	2	3		
	L	JURAIVI da	ta write (no	ormal increr	nent mode 0	*)		Writes the display data " " to DCRAM address 12H

Sample Correspondence between Instructions and the Display (When the LC75812PT-8565 is used)

Continued on next page.

Continu		recearing P	uge.								
	LSB	In	struction (h	exadecima	al)	MSB					
No.	D96 to	D100 to	D104 to	D108 to	D112 to	D116 to	Display	Operation			
	D99	D103	D107	D111	D115	D119					
			Set AC	address				Loads the DCRAM address 00H and the			
22			0	0	0	2		ADRAM address 0H into AC			
			Display on	/off control		•	SANYO LSI LC	Turns on the LCD for all digits (13 digits) in			
23	F	F	F	1	1	4	SANTO LSI LC	MDATA			
			Displa	ay shift			SANYO LSI LC7				
24					1	С	SANYO LSI LC7	Shifts the display (MDATA only) to the left			
			Displa	ay shift			ANYO LSI LC75				
25					1	С	ANTO LOT LOTS	Shifts the display (MDATA only) to the left			
			Displa	ay shift			NYO LSI LC758				
26					1	С	NTO LOI LUTO	Shifts the display (MDATA only) to the left			
			Displa	ay shift			YO LSI LC7581				
27				-	1	С	TO LOI LU7501	Shifts the display (MDATA only) to the left			
			Displa	ay shift			0 LSI LC75812				
28					1	С	0 131 1073812	Shifts the display (MDATA only) to the left			
			Displa	ay shift			LSI LC75812				
29					1	С		Shifts the display (MDATA only) to the left			
			Display on	off control		•		Set to sleep mode, turns off the LCD for all			
30	0	0	0	0	8	4		digits			
			Display on	off control		•	LSI LC75812	Turns on the LCD for all digits (13 digits) in			
31	F	F	F	1	1	4		MDATA			
			Set AC	address				Loads the DCRAM address 00H and the			
32			0	0	0	2	SANYO LSI LC   Loads the DCRAM address 00H ADRAM address 0H into AC				

\*35) The sample correspondence between the instructions and the display assumes the use of 13 digits×1 row 5×7 dot matrix LCD. Neither CGRAM nor ADRAM are used.

\*36) Given below are the data formats of the "DCRAM data write" instructions (No. 3 to No. 21) for the sample correspondence between the instructions and the display executed in the super increment mode. In the super increment mode processing example shown below, 19 characters of DCRAM data is divided and written into DCRAM in two operations.


					Instructio	on (HEX)						
LSB											MSB	
D0 to	D4 to	D8 to	D12 to	D16 to	D20 to	D24 to	D28 to	D32 to	D36 to	D40 to	D44 to	
D3	D7	D11	D15	D19	D23	D27	D31	D35	D39	D43	D47	
	DCRAM data write (Super increment mode)											
0 2 3 5 1 4 E 4 9 5 F									4			
	DCRAM data write (Super increment mode)											
	D0 to D3	D0 to D4 to D3 D7	D0 to D4 to D8 to D3 D7 D11	D0 to         D4 to         D8 to         D12 to           D3         D7         D11         D15	D0 to         D4 to         D8 to         D12 to         D16 to           D3         D7         D11         D15         D19           DCRAM d           0         2         3         5         1	LSB           D0 to         D4 to         D8 to         D12 to         D16 to         D20 to           D3         D7         D11         D15         D19         D23           DCRAM data write (S           0         2         3         5         1         4	D0 to         D4 to         D8 to         D12 to         D16 to         D20 to         D24 to           D3         D7         D11         D15         D19         D23         D27           DCRAM data write (Super increm           0         2         3         5         1         4         E	LSB         D0 to         D4 to         D8 to         D12 to         D16 to         D20 to         D24 to         D28 to           D3         D7         D11         D15         D19         D23         D27         D31           DCRAM data write (Super increment mode)           0         2         3         5         1         4         E         4	LSB         D0 to         D4 to         D8 to         D12 to         D16 to         D20 to         D24 to         D28 to         D32 to           D3         D7         D11         D15         D19         D23         D27         D31         D35           DCRAM data write (Super increment mode)           0         2         3         5         1         4         E         4         9	LSB         D0 to         D4 to         D8 to         D12 to         D16 to         D20 to         D24 to         D28 to         D32 to         D36 to           D3         D7         D11         D15         D19         D23         D27         D31         D35         D39           DCRAM data write (Super increment mode)           0         2         3         5         1         4         E         4         9         5	LSB         D0 to         D4 to         D8 to         D12 to         D16 to         D20 to         D24 to         D28 to         D32 to         D36 to         D40 to           D3         D7         D11         D15         D19         D23         D27         D31         D35         D39         D43           DCRAM data write (Super increment mode)           0         2         3         5         1         4         E         4         9         5         F	

	Instruction (HEX)											
Nie	LSB											MSB
No.	D48 to	D52 to	D56 to	D60 to	D64 to	D68 to	D72 to	D76 to	D80 to	D84 to	D88 to	D92 to
	D51	D55	D59	D63	D67	D71	D75	D79	D83	D87	D91	D95
2 45 45					DCRAM o	lata write (S	uper increm	ent mode)				
3 to 15	0	2	С	4	3	5	9	4	0	2	С	4
101-01		DCRAM data write (Super increment mode)										
16 to 21			7	3	5	3	8	3	1	3	2	3


			Instructio	on (HEX)						
Nia	LSB					MSB	Or continue			
No.	D96 to	D100 to	D104 to	D108 to	D112 to	D116 to	Operation			
	D99	D103	D107	D111	D115	D119				
			DCRAM	data write			Display data " " "S" "A" "N" "Y" "O" " " "L" "S" "I" " " "L" "C" are written sequentially to DCRAM addresses 00H to			
3 to 15		-	(Super incre	ment mode)						
	3	4	0	0	2	А	0CH.			
			DCRAM	data write						
16 to 21			(Super incre	ment mode)	Display data "7" "5" "8" "1" "2" " are written sequentially					
	0	2	D	0	2	А	to DCRAM addresses 0DH to 12H.			

### Notes on the controller key data read techniques

- 1. Timer based key data acquisition
  - Flowchart



• Timing chart



t5: Key scan execution time when the key data agreed for two key scans. (4800T(s))

- t6: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (9600T(s))
- t7: Key address (43H) transfer time
- t8: Key data read time

 $T = \frac{1}{fosc}$   $T = \frac{1}{fCK}$ 

• Explanation


In this technique, the controller uses a timer to determine key on/off states and read the key data. The controller must check the DO state when CE is low every t9 period without fail. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation.

The period t9 in this technique must satisfy the following condition.


t9>t6+t7+t8

When key data read operation is executed with DO set high (no key data read request present), the key data (KD1 to KD35) and sleep acknowledge data (SA) are invalid.

- 2. Interrupt based key data acquisition
  - Flowchart



• Timing chart



- t5: Key scan execution time when the key data agreed for two key scans. (4800T(s))
- t6: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (9600T(s))
- t7: Key address (43H) transfer time
- t8: Key data read time

$$T = \frac{1}{fosc}$$
  $T = \frac{1}{fCK}$ 

• Explanation

In this technique, the controller uses interrupts to determine key on/off states and read the key data. The controller must check the DO state when CE is low. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation. After that the next key on/off determination is performed after the time t10 has elapsed by checking the DO state when CE is low and reading the key data. The period t10 in this technique must satisfy the following condition.


t10>t6

When key data read operation is executed with DO set high (no key data read request present), the key data (KD1 to KD35) and sleep acknowledge data (SA) are invalid.

### About Data Communication Method with The Controller


1. About data communication method of 4 line type CCB format

The 4 line type CCB format is the data communication method of before. The LC75812PT must connect to the controller as followings.




2. About data communication method of 3 line type CCB format

The 3 line type CCB format is the data communication method that made a common use of the data input DI in the data output DO. The LC75812PT must connect to the controller as followings.




In this case, Applications must transfer the data communication start command before the serial data input (CCB address "42H", display data and control data transfer) or serial data output (CCB address "43H" transfer, key data read) to avoid the collision of the data input signal DI and the data output signal DO.

Then applications must transfer the data communication stop command when the controller wants to detect the key data read request signal (a low level on DO) during a movement stop of the serial data input and the serial data output.




### Data Communication Flowchart of 4 Line Type or 3 Line Type CCB Format

1. Flowchart of the initial setting when power is turned on.




2. Flowchart of the serial data input



Note: The flowchart for power-on time initialization is the same for the 4- and 3-wire CCB formats. See "Power Supply Sequence" and "System Reset."

Note: \*39. In the case of the 4 line type CCB format, the transfers of data communication start command and data communication stop command are unnecessary, and, in the case of the 3 line type CCB format, these transfers are necessary.


3. Flowchart of the serial data output



- Note: \*40. In the case of the 4 line type CCB format, the transfer of data communication start command is unnecessary, and, in the case of the 3 line type CCB format, the transfer is necessary.
  - \*41. Because the serial data output has the role of the data communication stop command, it is not necessary to transfer the data communication stop command some other time.

### Timing Chart of 4 Line Type and 3 Line Type CCB Format

1. Timing chart of 4 line type CCB format




Note: \*42. When the key data agrees for two key scans, the key scan execution time is 4800T[s]. And, when the key data does not agree for two key scans and the key scan is executed  $T = \frac{1}{\text{fosc}}$  again, the key scan execution time is 9600T[s].



### 2. Timing chart of 3 line type CCB format

#### <Example 1>



Note: \*42. When the key data agrees for two key scans, the key scan execution time is 4800T[s]. And, when the key data does not agree for two key scans and the key scan is executed again, the key scan execution time is 9600T[s].

 $T = \frac{1}{fosc}$   $T = \frac{1}{fCK}$ 

1 1																
11	Â	Ä	Ê	Ë	Î	Ï	Ô	Ö	Û	Ü	ã	õ	å	ō	'nц	£
0																
111	Á	À	É	ц,	, T	Ţ	, O	Ó	Ú	Ù	Ã	Õ	Å	a	ц,	, o
01																
110	1/1	Y	$\times$	μ	4	1	π	1	Ú	ブ	۲	П	Ц	~	*	0
0 0																
1 1 (	Ř	£	Ň	К	للمتعلقة الم	Ļ	1]	K	×	~	<	<u>د</u>		ζ	ж	P
-																
101		K	$\sim$	Ę.	H	*	R	+	4	4	Π	4	<u>ل</u> ه	ĸ	4	$\sim$
0 1																
1 0	/	0			,	•	Æ	£	$\mathbf{r}$	Ţ	Н	*	4	Ц	m	ŝ)
0 1																
10	â	ä	ê	ë	î	ï	ô	ö	û	ü	ñ	ç	Š	<u>م</u> , بو	.1	ij
0 0																
1 0	á	à	é	è	í	ì	ó	ò	ú	ù	Ñ	Ç	Ş	Ğ	ŗ	IJ
11																
0 1	b	q	r	s	t	n	>	w	х	y	z	}	_	{		
1 0																
0 1	/	а	þ	c	q	е	f	8	h	i	j	k	1	m	u	0
0 1																
0 1	Ρ	Q	R	S	Т	U	Λ	M	х	Υ	Z	]	¥	]	(	I
0 0																
0 1	(a)	Α	В	С	D	Е	F	G	Η	I	J	К	L	М	z	0
11																
0 0	0	1	2	3	4	5	9	7	8	6		•	V	Ш	^	i
1 0																
0 0		÷	"	#	æ	%	Å	,	)	(	*	+	¢		•	/
0 1																
0 0	α	β	+1	• •	н	·?	Φ	φ	Æ	æ	Œ	æ	<b>↑</b>	$\downarrow$	<i>←</i>	$\rightarrow$
MSB 0 0 0 0	CG RAM(1)	(2)	(3)	(4)	(5)	(9)	(7)	(8)	(6)	(10)	(11)	(12)	(13)	(14)	(15)	(16)
Lower Upper 4BIT	0 0 0 0 0 LSB	0 0 0 1	0 0 1 0	0 0 1 1	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111

LC75812PT-8565 Character Font (Standard)

#### **ORDERING INFORMATION**

Device	Package	Shipping (Qty / Packing)
LC75812PT-8565-H	TQFP100 14x14 / TQFP100 (Pb-Free / Halogen Free)	90 / Tray JEDEC
LC75812PTH-8565-H	TQFP100 14x14 / TQFP100 (Pb-Free / Halogen Free)	450 / Tray JEDEC
LC75812PTS-8565-H	TQFP100 14x14 / TQFP100 (Pb-Free / Halogen Free)	450 / Tray JEDEC

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor and devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleg