14-Stage Binary Ripple Counter With Oscillator

High-Performance Silicon-Gate CMOS

The MC74HC4060A is identical in pinout to the standard CMOS MC14060B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


This device consists of 14 master–slave flip–flops and an oscillator with a frequency that is controlled either by a crystal or by an RC circuit connected externally. The output of each flip–flop feeds the next and the frequency at each output is half of that of the preceding one. The state of the counter advances on the negative–going edge of the Osc In. The active–high Reset is asynchronous and disables the oscillator to allow very low power consumption during stand–by operation.

State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may have to be gated with Osc Out 2 of the HC4060A.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With JEDEC Standard No. 7A Requirements
- Chip Complexity: 390 FETs or 97.5 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

LOGIC DIAGRAM





ON Semiconductor®


www.onsemi.com





SOIC-16 D SUFFIX CASE 751B TSSOP-16 DT SUFFIX CASE 948F

PIN ASSIGNMENT



MARKING DIAGRAMS





A = Assembly Location

L, WL = Wafer Lot Y, YY = Year W, WW = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

FUNCTION TABLE

Clock	Clock Reset Output Sta			
	L	No Change		
	L Advance to Next Sta			
X	Н	All Outputs Are Low		

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V_{CC} + 0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V_{CC} + 0.5	V
l _{in}	DC Input Current, per Pin	±20	mA
l _{out}	DC Output Current, per Pin	±25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
P _D	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds SOIC or TSSOP Package	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C

TSSOP Package: -6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)		2.5*	6.0	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	V _{CC}	V
T _A	Operating Temperature Range, All Package Types		- 55	+125	°C
t _r , t _f	Input Rise/Fall Time V _C	_C = 2.0 V	0	1000	ns
	(Figure 1) V _C	$_{\rm C}$ = 4.5 V	0	500	
	V _C	$_{\rm C} = 6.0 \text{ V}$	0	400	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC CHARACTERISTICS (Voltages Referenced to GND)

			v _{cc}	Guara	nteed Lin	nit	
Symbol	Parameter	Condition	v	-55 to 25°C	≤ 85 °C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	$V_{out} = 0.1V \text{ or } V_{CC} - 0.1V$ $ I_{out} \le 20\mu\text{A}$	2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
V _{IL}	Maximum Low-Level Input Voltage	$V_{out} = 0.1V \text{ or } V_{CC} - 0.1V$ $ I_{out} \le 20\mu\text{A}$	2.0 3.0 4.5 6.0	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	V
V _{OH}	Minimum High-Level Output Voltage (Q4-Q10, Q12-Q14)	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$\begin{split} V_{in} = & V_{IH} \text{ or } V_{IL} & I_{out} \leq 2.4 \text{m/s} \\ & I_{out} \leq 4.0 \text{m/s} \\ & I_{out} \leq 5.2 \text{m/s} \end{split}$	4.5	2.48 3.98 5.48	2.34 3.84 5.34	2.20 3.70 5.20	
V _{OL}	Maximum Low–Level Output Voltage (Q4–Q10, Q12–Q14)	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$\begin{split} V_{in} = V_{IH} \text{ or } V_{IL} & I_{out} \leq 2.4 \text{m/s} \\ I_{out} \leq 4.0 \text{m/s} \\ I_{out} \leq 5.2 \text{m/s} \end{split}$	4.5	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40	

^{*}The oscillator is guaranteed to function at 2.5 V minimum. However, parametrics are tested at

^{2.0} V by driving Pin 11 with an external clock source.

DC CHARACTERISTICS (Voltages Referenced to GND) (continued)

			V _{CC}	Guara	nteed Lim	nit		
Symbol	Parameter	Conditi	Condition		-55 to 25°C	≤85°C	≤125°C	Unit
V _{OH}	Minimum High-Level Output Voltage (Osc Out 1, Osc Out 2)	$V_{in} = V_{CC}$ or GND $ I_{out} \le 20\mu A$		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} =V _{CC} or GND	$\begin{aligned} I_{out} &\leq 0.7 \text{mA} \\ I_{out} &\leq 1.0 \text{mA} \\ I_{out} &\leq 1.3 \text{mA} \end{aligned}$	3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.20 3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage (Osc Out 1, Osc Out 2)	$V_{in} = V_{CC}$ or GND $ I_{out} \le 20\mu A$		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V _{in} =V _{CC} or GND	$\begin{aligned} I_{out} &\leq 0.7 \text{mA} \\ I_{out} &\leq 1.0 \text{mA} \\ I_{out} &\leq 1.3 \text{mA} \end{aligned}$	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40	
I _{in}	Maximum Input Leakage Current	$V_{in} = V_{CC}$ or GND		6.0	±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0\mu A$		6.0	4	40	160	μΑ

AC CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

		V _{CC}	Guara			
Symbol	Parameter	V	–55 to 25°C	≤ 85 °C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 3.0 4.5 6.0	6.0 10 30 50	9.0 14 28 45	8.0 12 25 40	MHz
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Osc In to Q4* (Figures 1 and 4)	2.0 3.0 4.5 6.0	300 180 60 51	375 200 75 64	450 250 90 75	ns
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Osc In to Q14* (Figures 1 and 4)	2.0 3.0 4.5 6.0	500 350 250 200	750 450 275 220	1000 600 300 250	ns
[†] PHL	Maximum Propagation Delay, Reset to Any Q (Figures 2 and 4)	2.0 3.0 4.5 6.0	195 75 39 33	245 100 49 42	300 125 61 53	ns
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Qn to Qn+1 (Figures 3 and 4)	2.0 3.0 4.5 6.0	75 60 15 13	95 75 19 16	125 95 24 20	ns

AC CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6 ns) – continued

		V	v _{cc}	Guara			
Symbol	Parameter			-55 to 25°C	≤85°C	≤125°C	Unit
t _{TLH} ,	Maximum Output Transition Time, Any Output	2	2.0	75	95	110	ns
t _{THL}	(Figures 1 and 4)	3	3.0	27	32	36	
		4	1.5	15	19	22	
		6	6.6	13	16	19	
C _{in}	Maximum Input Capacitance			10	10	10	pF

^{*} For $T_A = 25^{\circ}\text{C}$ and $C_L = 50$ pF, typical propagation delay from Clock to other Q outputs may be calculated with the following equations: $V_{CC} = 2.0 \text{ V}$: $t_P = [93.7 + 59.3 \text{ (n-1)}] \text{ ns}$ $V_{CC} = 4.5 \text{ V}$: $t_P = [30.25 + 14.6 \text{ (n-1)}] \text{ ns}$ $V_{CC} = 3.0 \text{ V}$: $t_P = [61.5 + 34.4 \text{ (n-1)}] \text{ ns}$ $V_{CC} = 6.0 \text{ V}$: $t_P = [24.4 + 12 \text{ (n-1)}] \text{ ns}$

		Typical @ 25°C, V _{CC} = 5.0 V	
C_PD	Power Dissipation Capacitance (Per Package)*	35	pF

^{*}Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

TIMING REQUIREMENTS (Input $t_f = t_f = 6 \text{ ns}$)

		v _{cc}	Guara	nteed Lim	nit	
Symbol	Parameter	V	-55 to 25°C	≤85°C	≤125°C	Unit
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0 3.0 4.5 6.0	100 75 20 17	125 100 25 21	150 120 30 25	ns
t _w	Minimum Pulse Width, Clock (Figure 1)	2.0 3.0 4.5 6.0	75 27 15 13	95 32 19 16	110 36 23 19	ns
t _w	Minimum Pulse Width, Reset (Figure 2)	2.0 3.0 4.5 6.0	75 27 15 13	95 32 19 16	110 36 23 19	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 3.0 4.5 6.0	1000 800 500 400	1000 800 500 400	1000 800 500 400	ns

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74HC4060ADG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74HC4060ADR2G	SOIC-16 (Pb-Free)	2500 Units / Reel
NLV74HC4060ADR2G*	SOIC-16 (Pb-Free)	2500 Units / Reel
MC74HC4060ADTG	TSSOP-16 (Pb-Free)	96 Units / Rail
MC74HC4060ADTR2G	TSSOP-16 (Pb-Free)	2500 Units / Reel
NLVHC4060ADTR2G*	TSSOP-16 (Pb-Free)	2500 Units / Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

PIN DESCRIPTIONS

INPUTS

Osc In (Pin 11)

Negative-edge triggering clock input. A high-to-low transition on this input advances the state of the counter. Osc In may be driven by an external clock source.

Reset (Pin 12)

Active-high reset. A high level applied to this input asynchronously resets the counter to its zero state (forcing all Q outputs low) and disables the oscillator.

OUTPUTS

Q4-Q10, Q12-Q14 (Pins 7, 5, 4, 6, 13, 15, 1, 2, 3)

Active-high outputs. Each Qn output divides the Clock input frequency by 2N. The user should note the Q1, Q2, Q3 and Q11 are not available as outputs.

Osc Out 1, Osc Out 2 (Pins 9, 10)

Oscillator outputs. These pins are used in conjunction with Osc In and the external components to form an oscillator. When Osc In is being driven with an external clock source, Osc Out 1 and Osc Out 2 must be left open circuited. With the crystal oscillator configuration in Figure 6, Osc Out 2 must be left open circuited.

SWITCHING WAVEFORMS




Figure 1.




Figure 2.





Figure 3.



*Includes all probe and jig capacitance

Figure 4. Test Circuit




Figure 5. Expanded Logic Diagram




Figure 6. Oscillator Circuit Using RC Configuration





Figure 7. Pierce Crystal Oscillator Circuit

 $\textbf{TABLE 1. CRYSTAL OSCILLATOR AMPLIFIER SPECIFICATIONS} \ (T_A = 25^{\circ}C; \ Input = Pin \ 11, \ Output = Pin \ 10)$


Туре	Туре		
Input Resistance, R _{in}		60MΩ Minimum	
Output Impedance, Z _{out} (4.5V Supply)		200Ω (See Text)	
Input Capacitance, C _{in}		5pF Typical	
Output Capacitance, Cout		7pF Typical	
Series Capacitance, Ca		5pF Typical	
Open Loop Voltage Gain with Output at Full Swing, α	3Vdc Supply 4Vdc Supply 5Vdc Supply 6Vdc Supply	5.0 Expected Minimum 4.0 Expected Minimum 3.3 Expected Minimum 3.1 Expected Minimum	

PIERCE CRYSTAL OSCILLATOR DESIGN




Value are supplied by crystal manufacturer (parallel resonant crystal).

Figure 8. Equivalent Crystal Networks



NOTE: C = C1 + C_{in} and R = R1 + R_{out} . C_o is considered as part of the load. C_a and R_f typically have minimal effect below 2MHz.

Figure 9. Series Equivalent Crystal Load



Values are listed in Table 1.

Figure 10. Parasitic Capacitances of the Amplifier

DESIGN PROCEDURES

The following procedure applies for oscillators operating below 2MHz where Z is a resistor R1. Above 2MHz, additional impedance elements should be considered: C_{out} and C_a of the amp, feedback resistor R_f , and amplifier phase shift error from $180^{\circ}C_{\odot}$

Step 1: Calculate the equivalent series circuit of the crystal at the frequency of oscillation.

$$Z_{e} = \frac{-jX_{C_{0}}(R_{S} + jX_{L_{S}} - jX_{C_{S}})}{-jX_{C_{0}} + R_{S} + jX_{L_{S}} - jX_{C_{S}}} = R_{e} + jX_{e}$$

Reactance jX_e should be positive, indicating that the crystal is operating as an inductive reactance at the oscillation frequency. The maximum R_s for the crystal should be used in the equation.

- Step 2: Determine β , the attenuation, of the feedback network. For a closed-loop gain of $2, A_{\nu}\beta = 2, \beta = 2/A_{\nu}$ where A_{ν} is the gain of the HC4060A amplifier.
- Step 3: Determine the manufacturer's loading capacitance. For example: A manufacturer may specify an external load capacitance of 32pF at the required frequency.
- Step 4: Determine the required Q of the system, and calculate R_{load} , For example, a manufacturer specifies a crystal Q of 100,000. In-circuit Q is arbitrarily set at 20% below crystal Q or 80,000. Then $R_{load} = (2\pi f_o L_S/Q) R_s$ where L_s and R_s are crystal parameters.

Step 5: Simultaneously solve, using a computer,

$$\beta = \frac{X_C \cdot X_{C2}}{R \cdot R_e + X_{C2} (X_e - X_C)}$$
 (with feedback phase shift = 180°) (Eq 1

$$X_{e} = X_{C2} + X_{C} + \frac{R_{e}X_{C2}}{R} = X_{Cload} \quad \text{(where the loading capacitor is an external load, not including C_{o})} \tag{Eq 2}$$

$$R_{load} = \frac{RX_{C_0}X_{C2} \left[(X_C + X_{C2})(X_C + X_{C_0}) - X_C(X_C + X_{C_0} + X_{C2}) \right]}{X_{C2}^2(X_C + X_{C_0})^2 + R_2^2(X_C + X_{C_0} + X_{C2})^2}$$
 (Eq 3

Here $R = R_{out} + R1$. R_{out} is amp output resistance, R1 is Z. The C corresponding to X_C is given by $C = C1 + C_{in}$.

Alternately, pick a value for R1 (i.e, let R1 = R_S). Solve Equations 1 and 2 for C1 and C2. Use Equation 3 and the fact that $Q = 2\pi f_0 L_s/(R_s + R_{load})$ to find in-circuit Q. If Q is not satisfactory pick another value for R1 and repeat the procedure.

CHOOSING R1

Power is dissipated in the effective series resistance of the crystal. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 limits the drive level

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at Osc Out 2 (Pin 9). The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

SELECTING R_f

The feedback resistor, R_f , typically ranges up to $20M\Omega$. R_f determines the gain and bandwidth of the amplifier. Proper bandwidth insures oscillation at the correct frequency plus roll-off to minimize gain at undesirable frequencies, such as

the first overtone. R_f must be large enough so as to not affect the phase of the feedback network in an appreciable manner.

ACKNOWLEDGEMENTS AND RECOMMENDED REFERENCES

The following publications were used in preparing this data sheet and are hereby acknowledged and recommended for reading:

Technical Note TN-24, Statek Corp.

Technical Note TN-7, Statek Corp.

- D. Babin, "Designing Crystal Oscillators", Machine Design, March 7, 1985.
- D. Babin, "Guidelines for Crystal Oscillator Design", Machine Design, April 25, 1985.

ALSO RECOMMENDED FOR READING:

- E. Hafner, "The Piezoelectric Crystal Unit-Definitions and Method of Measurement", Proc. IEEE, Vol. 57, No. 2, Feb., 1969.
- D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", Electro-Technology, June, 1969.
- P. J. Ottowitz, "A Guide to Crystal Selection", Electronic Design, May, 1966.





Figure 11. Timing Diagram

MECHANICAL CASE OUTLINE



DATE 29 DEC 2006

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

 SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

 DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

STYLE 1: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE COLLECTOR COLLECTOR BASE EMITTER NO CONNECTION	2. 3. 4. 5. 6. 7. 8. 9.	CATHODE ANODE NO CONNECTION CATHODE CATHODE NO CONNECTION ANODE CATHODE CATHODE ANODE ANODE NO CONNECTION	2. 3. 4. 5. 6. 7. 8. 9.	COLLECTOR, DYE #1 BASE, #1 EMITTER, #1 COLLECTOR, #1 COLLECTOR, #2 BASE, #2 EMITTER, #2 COLLECTOR, #2 COLLECTOR, #2 COLLECTOR, #3	STYLE 4: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.		н	
12.	EMITTER		CATHODE		COLLECTOR, #3				
			CATHODE			12.			
13.	BASE	13.		13.	COLLECTOR, #4	13.	BASE, #2	SOLDERING	FOOTPRINT
14. 15.	COLLECTOR EMITTER	14. 15.	NO CONNECTION ANODE	14. 15.		14.	EMITTER, #2 BASE, #1		
	COLLECTOR		CATHODE	16.	COLLECTOR, #4	15. 16.	EMITTER, #1		3X
16.	COLLECTOR	16.	CATHODE	10.	COLLECTOR, #4	10.	CIVILLICH, #1	≺ 6.	40 →
									أحدا مددن
STYLE 5:		STYLE 6:		STYLE 7:					16X 1.12
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH			<u> </u>	<u> </u>
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT	Γ)		_	16
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPUT	Γ)		*	
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH				
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT	Γ)	16)	× T	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT		0.5	ġ J 🦳	' <u> </u>
7.	DRAIN, #4	7.		7.	COMMON DRAIN (OUTPUT	Γ)	0.0	-	
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH				
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT	Γ)			
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPUT	Γ)			
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPUT	Γ)			
13.	GATE, #2	13.	ANODE	13.	GATE N-CH				
14.	SOURCE, #2	14.	ANODE	14.	COMMON DRAIN (OUTPUT	Γ)			PITCH ↓
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT	Γ)			\ <u>+-</u> +-
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH				
								8	9 = +
									DIMENSIONS: MILLIMETERS


DOCUMENT NUMBER: 98ASB42566B		Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

0.10 (0.004)


D

-T- SEATING PLANE



TSSOP-16 CASE 948F-01 ISSUE B

DATE 19 OCT 2006




NOTES

- JIES:
 DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD
 FLASH. PROTRUSIONS OR GATE BURRS.
 MOLD EL ROLL OF GATE BURDS SUAL NO.
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
M	0°	8°	0°	8 °	

SOLDERING FOOTPRINT

G



GENERIC MARKING DIAGRAM*

168888888 XXXX XXXX **ALYW** 188888888

XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L Υ = Year W = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1		

DETAIL E

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales