



Buy







#### **PCM1798**

SLES102B - DECEMBER 2003 - REVISED MARCH 2015

# PCM1798 24-Bit, 192-kHz Sampling, Advanced Segment, Audio Stereo Digital-to-Analog Converter

#### **Features** 1

- 24-Bit Resolution
- Analog Performance:
  - Dynamic Range: 123 dB
  - THD+N: 0.0005%
- Differential Current Output: 4 mAp-p
- 8× Oversampling Digital Filter:
  - Stop-Band Attenuation: –98 dB
  - Pass-Band Ripple: ±0.0002 dB
- Sampling Frequency: 10 kHz to 200 kHz
- System Clock: 128, 192, 256, 384, 512, or 768 f<sub>S</sub> With Autodetect
- Accepts 16- and 24-Bit Audio Data
- PCM Data Formats: Standard, I2S, and Left-Justified
- Interface Available for Optional External Digital Filter or DSP
- Digital De-Emphasis
- Digital Filter Rolloff: Sharp or Slow
- Soft Mute
- Zero Flag
- Dual-Supply Operation: 5-V Analog, 3.3-V Digital
- 5-V Tolerant Digital Inputs
- Small 28-Lead SSOP Package
- Pin Assignment Compatible With PCM1794

## 2 Applications

Tools &

Software

- **A/V Receivers**
- **DVD** Players
- **Musical Instruments**
- **HDTV Receivers**
- Car Audio Systems
- **Digital Multitrack Recorders**
- Other Applications Requiring 24-Bit Audio


## 3 Description

The PCM1798 device is a monolithic CMOS integrated circuit that includes stereo digital-to-analog converters (DACs) and support circuitry in a small 28lead SSOP package. The data converters use TI's advanced segment DAC architecture to achieve excellent performance and improved dynamic tolerance to clock jitter. The PCM1798 device provides balanced current outputs, allowing the user to optimize analog performance externally. Sampling rates up to 200 kHz are supported.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
PCM1798	SSOP (28)	10.20 mm × 5.30 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## **Block Diagram**

2

## **Table of Contents**

1	Fea	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics5
	6.6	Timing Requirements7
	6.7	Typical Characteristics for Digital Filter 10
7	Deta	ailed Description 13
	7.1	Overview 13

## **4** Revision History

## Changes from Revision A (November 2006) to Revision B

Added Pin Configuration and Functions section, ESD Ratings table, Recommended Operating Conditions table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ......1

	7.2	Functional Block Diagram	13
	7.3	Feature Description	13
	7.4		
8	App	lication and Implementation	16
	8.1	Application Information	
	8.2	Typical Applications	
9		er Supply Recommendations	
10	Lay	out	22
	10.1	Layout Guidelines	22
		Layout Example	
11	Dev	ice and Documentation Support	24
	11.1	Trademarks	24
	11.2	Electrostatic Discharge Caution	24
	11.3	Glossary	24
12	Mec	hanical, Packaging, and Orderable	
		rmation	24


Copyright © 2003–2015, Texas Instruments Incorporated

## EXAS STRUMENTS

www.ti.com



# 5 Pin Configuration and Functions



#### **Pin Functions**

	PIN	I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
AGND1	19	_	Analog ground (internal bias)	
AGND2	24	_	Analog ground (internal bias)	
AGND3L	27	_	Analog ground (L-channel DACFF)	
AGND3R	16	_	Analog ground (R-channel DACFF)	
BCK	6	Input	Bit clock input <sup>(1)</sup>	
CHSL	2	Input	L-, R-channel select <sup>(1)</sup>	
DATA	5	Input	Serial audio data input <sup>(1)</sup>	
DEM	3	Input	De-emphasis enable <sup>(1)</sup>	
DGND	8	—	Digital ground	
FMT0	11	Input	Audio data format select <sup>(1)</sup>	
FMT1	12	Input	Audio data format select <sup>(1)</sup>	
I <sub>OUT</sub> L+	25	Output	L-channel analog current output +	
I <sub>OUT</sub> L-	26	Output	L-channel analog current output -	
I <sub>OUT</sub> R+	17	Output	R-channel analog current output +	
I <sub>OUT</sub> R–	18	Output	R-channel analog current output -	
I <sub>REF</sub>	20	_	Output current reference bias pin	
LRCK	4	Input	Left and right clock (f <sub>S</sub> ) input <sup>(1)</sup>	
MONO	1	Input	Monaural mode enable <sup>(1)</sup>	
MUTE	10	Input	Mute control <sup>(1)</sup>	
RST	14	Input	Reset <sup>(1)</sup>	
SCK	7	Input	System clock input <sup>(1)</sup>	
V <sub>CC</sub> 1	23	_	Analog power supply, 5 V	
V <sub>CC</sub> 2L	28	_	Analog power supply (L-channel DACFF), 5 V	
V <sub>CC</sub> 2R	15	_	Analog power supply (R-cahnnel DACFF), 5 V	
V <sub>COM</sub> L	22	_	L-channel internal bias decoupling pin	
V <sub>COM</sub> R	21	_	R-channel internal bias decoupling pin	
V <sub>DD</sub>	9		Digital power supply, 3.3 V	
ZERO	13	Output	Zero flag	

(1) Schmitt-trigger input, 5-V tolerant

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	МАХ	UNIT
Supply voltage	$V_{CC}$ 1, $V_{CC}$ 2L, $V_{CC}$ 2R	-0.3	6.5	V
Supply voltage	V <sub>DD</sub>	-0.3	4	v
Supply voltage dif	ferences: V <sub>CC</sub> 1, V <sub>CC</sub> 2L, V <sub>CC</sub> 2R		±0.1	V
Ground voltage di	fferences: AGND1, AGND2, AGND3L, AGND3R, DGND		±0.1	V
Digital input	LRCK, DATA, BCK, SCK, FMT1, FMT0, MONO, CHSL, DEM, MUTE, RST	-0.3	6.5	V
voltage	ZERO	-0.3	$(V_{DD} + 0.3 V) < 4$	
Analog input volta	ge	-0.3	$(V_{CC} + 0.3 V) < 6.5$	V
Input current (any	pins except supplies)		±10	mA
Ambient temperat	ure under bias	-40	125	°C
Junction temperat	ure		150	°C
Package temperat	ture (IR reflow, peak)		260	°C
Storage temperate	ure, T <sub>stg</sub>	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left( 2\right) }$	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD Digital supply voltage		3.0	3.3	3.6	V
VCC1					
VCC2L	Analog supply voltage	4.7525	5	5.25	V
VCC2R					
Operating temperature		-25		85	°C

#### 6.4 Thermal Information

		PCM1798	
	THERMAL METRIC <sup>(1)</sup>	DB (SSOP)	UNIT
		28 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	70.4	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	29.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	31.5	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	3.1	C/ VV
$\Psi_{JB}$	Junction-to-board characterization parameter	31.1	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



### 6.5 Electrical Characteristics

All specifications at  $T_A = 25^{\circ}$ C,  $V_{CC}1 = V_{CC}2L = V_{CC}2R = 5$  V,  $V_{DD} = 3.3$  V,  $f_S = 44.1$  kHz, system clock = 256  $f_S$ , and 24-bit data (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
Resolu	ition		24	Bits
DATA	FORMAT			
	Audio data interface format		Standard, I <sup>2</sup> S, left-justified	
	Audio data bit length		16-, 24-bit selectable	
	Audio data format		MSB first, 2s complement	
f <sub>S</sub>	Sampling frequency		10 200	kHz
	System clock frequency		128, 192, 256, 384, 512, 768 f <sub>S</sub>	
DIGIT	AL INPUT/OUTPUT			
	Logic family		TTL compatible	
V <sub>IH</sub>			2	
V <sub>IL</sub>	Input logic level		0.8	VDC
IIH	land to she at the	$V_{IN} = V_{DD}$	10	
IIL	Input logic current	V <sub>IN</sub> = 0 V	-10	μA
V <sub>OH</sub>	Output le site l	$I_{OH} = -2 \text{ mA}$	2.4	
V <sub>OL</sub>	Output logic level	I <sub>OL</sub> = 2 mA	0.4	VDC
	MIC PERFORMANCE <sup>(1)(2)</sup>	· · · · · · · · · · · · · · · · · · ·		
		f <sub>S</sub> = 44.1 kHz	0.0005% 0.001%	
	THD+N at VOUT = 0 dB	f <sub>S</sub> = 96 kHz	0.00%	
		f <sub>S</sub> = 192 kHz	0.0015%	
		EIAJ, A-weighted, f <sub>S</sub> = 44.1 kHz	120 123	
	Dynamic range	EIAJ, A-weighted, f <sub>S</sub> = 96 kHz	123	dB
		EIAJ, A-weighted, f <sub>S</sub> = 192 kHz	123	
		EIAJ, A-weighted, f <sub>S</sub> = 44.1 kHz	120 123	
	Signal-to-noise ratio	EIAJ, A-weighted, f <sub>S</sub> = 96 kHz	123	dB
		EIAJ, A-weighted, f <sub>S</sub> = 192 kHz	123	
		f <sub>S</sub> = 44.1 kHz	116 119	
	Channel separation	f <sub>S</sub> = 96 kHz	118	dB
		f <sub>S</sub> = 192 kHz	117	
	Level linearity error	V <sub>OUT</sub> = -120 dB	±1	dB
DYNA	MIC PERFORMANCE (MONO MO		· · · · ·	
	•	f <sub>S</sub> = 44.1 kHz	0.0005%	
	THD+N at V <sub>OUT</sub> = 0 dB	f <sub>S</sub> = 96 kHz	0.001%	
		f <sub>S</sub> = 192 kHz	0.0015%	
		EIAJ, A-weighted, f <sub>S</sub> = 44.1 kHz	126	
	Dynamic range	EIAJ, A-weighted, f <sub>S</sub> = 96 kHz	126	dB
		EIAJ, A-weighted, $f_S = 192$ kHz	126	
		EIAJ, A-weighted, $f_S = 44.1$ kHz	126	
	Signal-to-noise ratio	EIAJ, A-weighted, f <sub>S</sub> = 96 kHz	126	dB
	-	EIAJ, A-weighted, f <sub>S</sub> = 192 kHz	126	

 Filter conditions: THD+N: 20-Hz HPF, 20-kHz AES17 LPF Dynamic range: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted Signal-to-noise ratio: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted Channel separation: 20-Hz HPF, 20-kHz AES17 LPF Analog performance specifications are measured using the System Two<sup>™</sup> Cascade audio measurement system by Audio Precision<sup>™</sup> in the averaging mode.
 Dynamic performance and dc accuracy are specified at the output of the post amplifier as shown in Figure 32.

(3) Dynamic performance and dc accuracy are specified at the output of the measurement circuit as shown in Figure 33.

Copyright © 2003–2015, Texas Instruments Incorporated



## **Electrical Characteristics (continued)**


All specifications at  $T_A = 25^{\circ}$ C,  $V_{CC}1 = V_{CC}2L = V_{CC}2R = 5$  V,  $V_{DD} = 3.3$  V,  $f_S = 44.1$  kHz, system clock = 256  $f_S$ , and 24-bit data (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ANALOG O	UTPUT					
G	Gain error		-7	±2	7	% of FSR
	aain mismatch, channel-to- hannel		-3	±0.5	3	% of FSR
В	Bipolar zero error	At BPZ	-2	±0.5	2	% of FSR
С	Dutput current	Full scale (0 dB)		4		mAp-p
C	Center current	At BPZ		-3.5		mA
DIGITAL FIL	TER PERFORMANCE		·		·	
D	De-emphasis error				±0.1	dB
FILTER CHA	ARACTERISTICS-1: SHARP	ROLLOFF				
		±0.0002 dB			0.454 f <sub>S</sub>	
Р	ass band	–3 dB			0.49 f <sub>S</sub>	
S	Stop band		0.546 f <sub>S</sub>			
Р	ass-band ripple				±0.0002	dB
S	Stop-band attenuation	Stop band = 0.546 f <sub>S</sub>	-98			dB
D	Delay time			38/f <sub>S</sub>		s
FILTER CHA	ARACTERISTICS-2: SLOW	ROLLOFF				
		±0.001 dB			0.21 f <sub>S</sub>	
Р	Pass band	–3 dB			0.448 f <sub>S</sub>	
S	Stop band		0.79 f <sub>S</sub>			
Р	ass-band ripple				±0.001	dB
S	Stop-band attenuation	Stop band = 0.732 fS	-80			dB
D	Delay time			38/f <sub>S</sub>		s
POWER SU	PPLY REQUIREMENTS					
V <sub>DD</sub>			36	3.3	3.6	
V <sub>CC</sub> 1						
V <sub>CC</sub> 2L	oltage range		4.7525	5	5.25	VDC
V <sub>CC</sub> 2R						
		f <sub>S</sub> = 44.1 kHz		7	9	
DD		f <sub>S</sub> = 96 kHz		13		mA
	Supply current <sup>(4)</sup>	f <sub>S</sub> = 192 kHz		25		
3	supply current v	f <sub>S</sub> = 44.1 kHz		18	23	
СС		f <sub>S</sub> = 96 kHz		19		mA
		f <sub>S</sub> = 192 kHz		20		
		f <sub>S</sub> = 44.1 kHz		115	150	
Р	Power dissipation <sup>(4)</sup>	f <sub>S</sub> = 96 kHz		140		mW
		f <sub>S</sub> = 192 kHz		180		
TEMPERAT	URE RANGE	+				
C	Dperation temperature		-25		85	°C


(4) Input is BPZ data.

## 6.6 Timing Requirements


		MIN MAX	UNIT
SYSTEM	CLOCK INPUT TIMING		
t <sub>(SCY)</sub>	System clock pulse cycle time	13	ns
t <sub>(SCKH)</sub>	System clock pulse duration, HIGH	0.4t <sub>(SCY)</sub>	ns
t <sub>(SCKL)</sub>	System clock pulse duration, LOW	0.4t <sub>(SCY)</sub>	ns
EXTERN	AL RESET TIMING		
t <sub>(RST)</sub>	Reset pulse duration, Low	20	ns
TIMING (	OF AUDIO INTERFACE		
t <sub>(BCY)</sub>	BCK pulse cycle time	70	ns
t <sub>(BCL)</sub>	BCK pulse duration, LOW	30	ns
t <sub>(BCH)</sub>	BCK pulse duration, HIGH	30	ns
t <sub>(BL)</sub>	BCK rising edge to LRCK edge	10	ns
t <sub>(LB)</sub>	LRCK edge to BCK rising edge	10	ns
t <sub>(DS)</sub>	DATA setup time	10	ns
t <sub>(DH)</sub>	DATA hold time	10	ns
	LRCK clock data	50% ± 2 bit clocks	
AUDIO II	NTERFACE TIMING FOR EXTERNAL DIGITAL FILTER		
t <sub>(BCY)</sub>	BCK pulse cycle time	20	ns
t <sub>(BCL)</sub>	BCK pulse duration, LOW	7	ns
t <sub>(BCH)</sub>	BCK pulse duration, HIGH	7	ns
t <sub>(BL)</sub>	BCK rising edge to WDCK falling edge	5	ns
t <sub>(LB)</sub>	WDCK falling edge to BCK rising edge	5	ns
t <sub>(DS)</sub>	DATA setup time	5	ns
t <sub>(DH)</sub>	DATA hold time	5	ns
















 LRCK
 L-Channel

 BCK
 L-Channel

 Audio Data Word = 24-Bit
 Audio Data Word = 24-Bit

 DATA
 1 2 ------23 24

 1 2 ------23 24
 1 2 ------23 24

(2) Left-Justified Data Format; L-Channel = HIGH, R-Channel = LOW

Figure 6. Auto Data Input Format (2 of 3)




Figure 7. Auto Data Input Format (3 of 3)






Figure 8. Audio Interface Timing for External Digital Filter (Internal DF Bypass Mode) Application

## 6.7 Typical Characteristics for Digital Filter







#### 6.7.1 Analog Dynamic Performance



## Analog Dynamic Performance (continued)












Figure 23. Amplitude vs Frequency




NOTE: PCM mode,  $V_{DD} = 3.3$  V,  $V_{CC} = 5$  V, measurement circuit is Figure 32.





NOTE:  $f_S = 96$  kHz, 32768 point 8 average,  $T_A = 25^{\circ}C$ ,  $V_{DD} = 3.3$  V,  $V_{CC} = 5$  V, measurement circuit is Figure 32.

Figure 24. Amplitude vs Frequency






## 7 Detailed Description

## 7.1 Overview

The PCM1798 is a 24-bit, 192-kHz, differential current output DAC that comes in a 28-pin SSOP package. The PCM1798 is a hardware controlled and utilizes the advanced segment DAC architecture from TI in order to perform with a Stereo Dynamic Range of 123 dB (126 dB Mono) and SNR of 123 dB (126 dB Mono) with a THD of 0.0005%. The PCM1798 will use the SCK input as its system clock and automatically detect the sampling rate of the Digital Audio input and has a high tolerance for clock jitter. The internal filter can be bypassed to allow for an external digital filter to be used.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 System Clock and Reset Functions

#### 7.3.1.1 System Clock Input

The PCM1798 requires a system clock for operating the digital interpolation filters and advanced segment DAC modulators. The system clock is applied at the SCK input (pin 7). The PCM1798 has a system clock detection circuit that automatically senses the frequency at which the system clock is operating. Table 1 shows examples of system clock frequencies for common audio sampling rates.

Copyright © 2003–2015, Texas Instruments Incorporated

TEXAS INSTRUMENTS

#### Feature Description (continued)

Figure 1 shows the timing requirements for the system clock input. For optimal performance, it is important to use a clock source with low phase jitter and noise. One of the Texas Instruments PLL1700 family of multiclock generators is an excellent choice for providing the PCM1798 system clock.

SAMPLING FREQUENCY	SYSTEM CLOCK FREQUENCY (fSCK) (MHz)						
	128 f <sub>S</sub>	192 f <sub>S</sub>	256 f <sub>S</sub>	384 f <sub>S</sub>	512 f <sub>S</sub>	768 f <sub>S</sub>	
32 kHz	4.096	6.144	8.192	12.288	16.384	24.576	
44.1 kHz	5.6488	8.4672	11.2896	16.9344	22.5792	33.8688	
48 kHz	6.144	9.216	12.288	18.432	24.576	36.864	
96 kHz	12.288	18.432	24.576	36.864	49.152	73.728	
192 kHz	24.576	36.864	49.152	73.728	See <sup>(1)</sup>	See <sup>(1)</sup>	

#### Table 1. System Clock Rates for Common Audio Sampling Frequencies

(1) This system clock rate is not supported for the given sampling frequency.

#### 7.3.2 Power-On and External Reset Functions

The PCM1798 includes a power-on reset function. Figure 2 shows the operation of this function. With  $V_{DD} > 2 V$ , the power-on reset function is enabled. The initialization sequence requires 1024 system clocks from the time  $V_{DD} > 2 V$ .

The PCM1798 also includes an external reset capability using the RST input (pin 14). This allows an external controller or master reset circuit to force the PCM1798 to initialize to its default reset state.

Figure 3 shows the external reset operation and timing. The RST pin is set to logic 0 for a minimum of 20 ns. The RST pin is then set to a logic 1 state, thus starting the initialization sequence, which requires 1024 system clock periods. The external reset is especially useful in applications where there is a delay between the PCM1798 power up and system clock activation.

#### 7.3.3 Audio Data Interface

#### 7.3.3.1 Audio Serial Interface

The audio interface port is a 3-wire serial port. It includes LRCK (pin 4), BCK (pin 6), and DATA (pin 5). BCK is the serial audio bit clock, and it is used to clock the serial data present on DATA into the serial shift register of the audio interface. Serial data is clocked into the PCM1798 on the rising edge of BCK. LRCK is the serial audio left/right word clock.

The PCM1798 requires the synchronization of LRCK and the system clock, but does not need a specific phase relation between LRCK and the system clock.

If the relationship between LRCK and the system clock changes more than  $\pm 6$  BCK, internal operation is initialized within  $1/f_S$  and the analog outputs are forced to the bipolar zero level until resynchronization between LRCK and the system clock is completed.

#### 7.3.3.2 PCM Audio Data Formats and Timing

The PCM1798 supports industry-standard audio data formats, including standard right-justified, I<sup>2</sup>S, and leftjustified. The data formats are shown in Figure 5, Figure 6, and Figure 7. Data formats are selected using FMT0 (pin 11) and FMT1 (pin 12) as shown in Table 2. All formats require binary twos-complement, MSB-first audio data. Figure 4 shows a detailed timing diagram for the serial audio interface.

#### 7.3.4 Function Descriptions

#### 7.3.4.1 Audio Data Format

Audio format is selected using FMT0 (pin 11) and FMT1 (pin 12). The PCM1798 also supports monaural mode and DF bypass mode using MONO (pin 1) and CHSL (pin 2). The PCM1798 can select the DF rolloff characteristics.



MONO	CHSL	FMT1	FMT0	FORMAT	STEREO/MONO	DF ROLLOFF					
0	0	0	0	l <sup>2</sup> S	Stereo	Sharp					
0	0	0	1	1 Left-justified format S		Sharp					
0	0	1	0	Standard, 16-bit	Stereo	Sharp					
0	0	1	1	Standard, 24-bit	Stereo	Sharp					
0	1	0	0	l <sup>2</sup> S	Stereo	Slow					
0	1	0	1	Left-justified format	t-justified format Stereo						
0	1	1	0	Standard, 16-bit Stereo		Slow					
0	1	1	1	Digital filter bypass	Mono	—					
1	0	0	0	l <sup>2</sup> S	Mono, L-channel	Sharp					
1	0	0	1	Left-justified format Mono, L-channel		Sharp					
1	0	1	0	Standard, 16-bit	Standard, 16-bit Mono, L-channel						
1	0	1	1	Standard, 24-bit	Mono, L-channel	Sharp					
1	1	0	0	l <sup>2</sup> S	Mono, R-channel	Sharp					
1	1	0	1	Left-justified format	Mono, R-channel	Sharp					
1	1	1	0	Standard, 16-bit	Mono, R-channel	Sharp					
1	1	1	1	Standard, 24-bit	Mono, R-channel	Sharp					

## Table 2. Audio Data Format Select

#### 7.3.4.2 Soft Mute

The PCM1798 supports mute operation. When MUTE (pin 10) is set to HIGH, both analog outputs are transitioned to the bipolar zero level in -0.5-dB steps with a transition speed of  $1/f_S$  per step. This system provides pop-free muting of the DAC output.

#### 7.3.4.3 De-Emphasis

The PCM1798 has a de-emphasis filter for the sampling frequency of 44.1 kHz. The de-emphasis filter is controlled using DEM (pin 3).

#### 7.3.4.4 Zero Detection

When the PCM1798 detects that the audio input data in the L-channel and the R-channel is continuously zero for 1024 LRCKs in the PCM mode, or that the audio input data is continuously zero for 1024 WDCKs in the external filter mode, the PCM1798 sets ZERO (pin 13) to HIGH.

#### 7.4 Device Functional Modes

The PCM1798 is a hardware controlled device. The pins CHSL, DEM, FMT0, FMT1, MONO, and MUTE control the functionality of this part. See the Pin Functions table or the Feature Description section for more detail.

NSTRUMENTS

FXAS

www.ti.com

## 8 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The PCM1798 device is a hardware-controlled, differential current output DAC that can accept multiple formats of 16- or 24-bit PCM audio data. Because the PCM1798 is a current output part, in most cases a current to voltage stage is required before the signal is passed to the amplifier stage. A microcontroller or DSP can use GPIO to manipulate the control pins CHSL, DEM, FMT0, FMT1, MONO, and MUTE. The PCM1798 requires a 5-V analog supply, as well as a 3.3-V digital supply.

## 8.2 Typical Applications

#### 8.2.1 Application for External Digital Filter Interface



#### Figure 26. Connection Diagram for External Digital Filter (Internal DF Bypass Mode) Application

#### 8.2.1.1 Design Requirements

- Control: Host controller with SPI communication
- Audio Output: I/V output circuitry
- Audio Input: Digital Audio Filter with I2S or DSD output

#### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Application for Interfacing With an External Digital Filter

For some applications, it may be desirable to use a programmable digital signal processor as an external digital filter to perform the interpolation function. The following pin settings enable the external digital filter application mode.



## **Typical Applications (continued)**

- MONO (pin 1) = LOW
- CHSL (pin 2) = HIGH
- FMT0 (pin 11) = HIGH
- FMT1 (pin 12) = HIGH


The pins used to provide the serial interface for the external digital filter are shown in the connection diagram of Figure 26. The word clock (WDCK) must be operated at  $8 \times$  or  $4 \times$  the desired sampling frequency,  $f_S$ .

Pin assignment when using the external digital filter interface:

- LRCK (pin 4): WDCK as word clock input
- DATA (pin 5): Monaural audio data input
- BCK (pin 6): Bit clock input

#### 8.2.1.2.2 Audio Format

The PCM1798 in the external digital filter interface mode supports the 24-bit right-justified audio format as shown in Figure 27.



## Figure 27. Audio Data Input Format for External Digital Filter (Internal DF Bypass Mode) Application

#### 8.2.1.2.3 Analog Output

Table 3 and Figure 28 show the relationship between the digital input code and analog output.

	800000 (–FS)	000000 (BPZ)	7FFFFF (+FS)							
I <sub>OUT</sub> N [mA]	-1.5	-3.5	-5.5							
I <sub>OUT</sub> P [mA]	-5.5	-3.5	-1.5							
V <sub>OUT</sub> N [V]	-1.23	-2.87	-4.51							
V <sub>OUT</sub> P [V]	-4.51	-2.87	-1.23							
V <sub>OUT</sub> [V]	-2.98	0	2.98							

## Table 3. Analog Output Current and Voltage<sup>(1)</sup>

(1) V<sub>OUT</sub>N is the output of U1, V<sub>OUT</sub>P is the output of U2, and V<sub>OUT</sub> is the output of U3 in the measurement circuit of Figure 23.







Figure 28. Relationship Between Digital Input and Analog Output







#### 8.2.2 PCM1798 Typical Application




Figure 31. Typical Application Circuit

#### 8.2.2.1 Design Requirements

The design of the application circuit is very important in order to actually realize the high S/N ratio of which the PCM1798 is capable. This is because noise and distortion that are generated in an application circuit are not negligible.

In the third-order LPF circuit of Figure 32, the output level is 2.1 V RMS, and 123 dB S/N is achieved.

#### 8.2.2.2 Detailed Design Procedure

#### 8.2.2.2.1 I/V Section

The current of the PCM1798 on each of the output pins ( $I_{OUT}L+$ ,  $I_{OUT}L-$ ,  $I_{OUT}R+$ ,  $I_{OUT}R-$ ) is 4 mA p-p at 0 dB (full scale). The voltage output level of the I/V converter (Vi) is given by following equation:

 $V_{I} = 4 \text{ mAp-p} \times R_{f}$  ( $R_{f}$  : feedback resistance of I/V converter)

(1)


TI recommends an NE5534 operational amplifier for the I/V circuit to obtain the specified performance. Dynamic performance such as the gain bandwidth, settling time, and slew rate of the operational amplifier affects the audio dynamic performance of the I/V section.

#### 8.2.2.2.2 Differential Section

The PCM1798 voltage outputs are followed by differential amplifier stages, which sum the differential signals for each channel, creating a single-ended I/V op-amp output. In addition, the differential amplifiers provide a low-pass filter function.

The operational amplifier recommended for the differential circuit is the low-noise type.












Figure 33. Measurement Circuit for Monaural Mode



## 9 Power Supply Recommendations

The PCM1798 requires a 5-V nominal supply and a 3.3-V nominal supply. The 5-V supply is for the analog circuitry powered by pins VCC1, VCC2L, and VCC2R pins. The 3.3-V supply is for the digital circuitry powered by the Vdd pin. The decoupling capacitors for the power supplies should be placed close to the device terminals.

## 10 Layout

#### 10.1 Layout Guidelines

Designers should try to use the same ground between AGND and DGND to avoid any potential voltage difference between them. Ensure that the return currents for digital signals will avoid the AGND pin or the input signals to the I/V stage. Avoid running high frequency clock and control signals near AGND, or any of the Vout pins where possible. The pin layout of the PCM1798 partitions into two parts - analog section and digital section. Providing the system is partitioned in such a way that digital signals are routed away from the analog sections, then no digital return currents (for example, clocks) should be generated in the analog circuitry.

- Decoupling capacitors should be placed as close to the V<sub>CC</sub>1, V<sub>CC</sub>2L, V<sub>CC</sub>R2, V<sub>COM</sub>L, V<sub>COM</sub>R, and V<sub>DD</sub> pins as possible.
- Further guidelines can be found in Figure 34.



#### 10.2 Layout Example




Figure 34. PCM1785 Layout Example



## **11** Device and Documentation Support

### 11.1 Trademarks

System Two, Audio Precision are trademarks of Audio Precision, Inc. All other trademarks are the property of their respective owners.

## 11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
PCM1798DB	ACTIVE	SSOP	DB	28	47	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM1798	Samples
PCM1798DBG4	ACTIVE	SSOP	DB	28	47	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM1798	Samples
PCM1798DBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM1798	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## PACKAGE OPTION ADDENDUM

10-Dec-2020


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM1798DBR	SSOP	DB	28	2000	330.0	17.4	8.5	10.8	2.4	12.0	16.0	Q1



# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCM1798DBR	SSOP	DB	28	2000	336.6	336.6	28.6



5-Jan-2022

## TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
PCM1798DB	DB	SSOP	28	47	500	10.6	500	9.6
PCM1798DBG4	DB	SSOP	28	47	500	10.6	500	9.6


# **DB0028A**



# **PACKAGE OUTLINE**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.




# DB0028A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DB0028A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated