

January 2013

FAN4174 / FAN4274 Single and Dual, Rail-to-Rail I/O, CMOS Amplifier

Features

- 200 μA Supply Current per Amplifier
- 3.7 MHz Bandwidth
- Output Swing to Within 10 mV of Either Rail
- Input Voltage Range Exceeds the Rails
- 3 V / µs Slew Rate
- 25 nV / √Hz Input Voltage Noise
- Replaces KM4170 and KM4270
- FAN4174 Competes with OPA340 and TLV2461;
 Available in a SOT23-5 Package
- FAN4274 Competes with OPA2340 and TLV2462; Available in MSOP-8 Package
- Fully Specified at +5 V Supplies

Applications

- Motor Control
- Portable / Battery-powered Applications
- PCMCIA, USB
- Mobile Communications, Cellular Phones, Pagers
- Notebooks and PDAs
- Sensor Interface
- A/D Buffer
- Active Filters
- Signal Conditioning
- Portable Test Instruments

Description

The FAN4174 (single) and FAN4274 (dual) are voltage feedback amplifiers with CMOS inputs that consume only 200 μA of supply current per amplifier, while providing ± 33 mA of output short-circuit current. These amplifiers are designed to operate 5 V supplies. The common mode voltage range extends beyond the negative and positive rails.

The FAN4174 and FAN4274 are designed on a CMOS process and provide 3.7 MHz of bandwidth and 3 V / μ s of slew rate at a supply voltage of 5 V.

These amplifiers operate and are reliable over a wide temperature range of -40°C to +125°C.

The combination of extended temperature operation, low power, rail-to-rail performance, low-voltage operation, and a tiny package optimize this amplifier family for use in many industrial, general-purpose, and battery-powered applications.




Figure 1. Frequency vs. Gain

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method	
FAN4174IS5X	-40 to +125°C	5°C 5-Lead SOT23 Package Tap		
FAN4274IMU8X	-40 to +125°C	8-Lead Molded Small-Outline Package	Tape and Reel (3000)	

Typical Application




Figure 2. Typical Application Circuit

Pin Configurations




Figure 3. FAN4174 SOT23




Figure 4. FAN4274 MSOP

FAN4174 Pin Assignments

Pin#	Name	Description
1	OUT	Output
2	-V _S	Negative Supply
3	+IN	Positive Supply
4	-IN	Negative Input
5	+V _S	Positive Supply

FAN4274 Pin Assignments

Pin#	Name	Description
1	OUT1	Output, Channel 1
2	-IN1	Negative Input, Channel 1
3	+IN1	Positive Input, Channel 1
4	-Vs	Negative Supply
5	+IN2	Positive Input, Channel 2
6	-IN2	Negative Input, Channel 2
7	OUT2	Output, Channel 2
8	+V _S	Positive Supply

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if operating conditions are not exceeded.

Symbol	F	Min.	Max.	Unit	
V _{CC}	Supply Voltage		0	6	V
V _{IN}	Input Voltage Range	-V _S -0.5	+V _S +0.5	V	
TJ	Junction Temperature		+150	°C	
T _{STG}	Storage Temperature	-65	+150	°C	
T _L	Lead Soldering, 10 Second		+300	°C	
	Thermal Resistance ⁽¹⁾	5-Lead SOT23		256	°CAM
Θ_{JA}		8-Lead MSOP		206	°C/W

Note:

1. Package thermal resistance JEDEC standard, multi-layer test boards, still air.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
+V _s	Supply Voltage	2.30	5.25	V
T _A	Operating Temperature Range	-40	+125	°C

Electrical Specifications at +2.7 V

 $V_S \! = \! +2.7 \; V, \; G \! = \! 2, \; R_L \! = \! 10 \; k\Omega$ to $V_S/2, \; R_F \! = \! 5 \; k\Omega;$ unless otherwise noted.

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Units
Frequency I	Domain Response		1		1		
UGBW	O dD Daradicidate		G=+1		4.0		MHz
BW _{SS}	-3 dB Bandwidth				2.5		MHz
GBWP	Gain Bandwidth Produ	ct			4		MHz
Time Doma	in Response						
t _R , f _F	Rise and Fall Time		V _O =1.0 V Step		300		ns
os	Overshoot		Vo=1.0 V Step		5		%
SR	Slew Rate		V _O =3 V Step, G=-1		3		V/µs
Distortion a	nd Noise Response						
HD2	2nd Harmonic Distortion	n	V _O =1 V _{PP} , 10 kHz		-66		dBc
HD3	3rd Harmonic Distortio	n	V _O =1 V _{PP} , 10 kHz		-67		dBc
THD	Total Harmonic Distort	ion	V _O =1 V _{PP} , 10 kHz		0.1		%
e _n	Input Voltage Noise				26		nV/√Hz
X _{TALK}	Crosstalk (FAN4274)		100 kHz		-100		dB
DC Perform	ance						
V _{IO}	Input Offset Voltage ⁽²⁾			-6	0	+6	mV
dV_{IO}	Average Drift				2.1		μV/°C
I _{bn}	Input Bias Current				5		pA
PSRR	Power Supply Rejection Ratio ⁽²⁾		DC	50	73		dB
A _{OL}	Open-loop Gain		DC		98		dB
Is	Supply Current per Amplifier ⁽²⁾				200	300	μA
Input Chara	cteristics						
R _{IN}	Input Resistance				10		GΩ
C _{IN}	Input Capacitance				1.4		pF
CMIR	Input Common Mode \	/oltage Range			-0.3 to 2.8		V
CMDD	Common Mode	FAN4174	DC, V _{CM} =0 V to 2.2 V	50	65		
CMRR	Rejection Ratio ⁽²⁾	FAN4274	DC, V _{CM} =0 V to 2.2 V	50	65		- dB
Output Cha	racteristics						
(2)		2)	R_L =10 kΩ to $V_S/2$	0.03	0.01 to 2.69	2.65	V
Vo	Output Voltage Swing ⁽²⁾		R_L =1 kΩ to V_S /2		0.05 to 2.55		V
I _{SC}	Short-Circuit Output C	urrent			+34/-12		mA
Vs	Power Supply Operation	ng Range			2.5 to 5.5		V

Note:

2. 100% tested at 25°C.

Electrical Specifications at +5 V

 $V_S \text{=+5 V, G=2, R}_L \text{=10 k}\Omega$ to $V_S/2,\,R_F \text{= 5 k}\Omega;$ unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Frequency	Domain Response					
UGBW	-3dB Bandwidth	G=+1, T _A =85°C		3.7		NALIZ
UGBW		G=+1, T _A =125°C		3.2		MHz
BW _{SS}				2.3		MHz
CDMD	Cain Dandwidth Draduat	T _A =85°C		3.7		NAL I-
GBWP	Gain Bandwidth Product	T _A =125°C		3.2		MHz
Time Doma	in Response					
t_R , f_F	Rise and Fall Time	V _O =1.0 V Step		300		ns
os	Overshoot	V _O =1.0 V Step		5		%
SR	Slew Rate	V _O =3 V Step, G=-1		3		V/µs
Distortion a	nd Noise Response					
HD2	2nd Harmonic Distortion	V _O =1 V _{PP} , 10 kHz		-80		dBc
HD3	3rd Harmonic Distortion	V _O =1 V _{PP} , 10 kHz		-80		dBc
THD	Total Harmonic Distortion	V _O =1 V _{PP} , 10 kHz		0.02		%
e _n	Input Voltage Noise			25		nV/√Hz
X _{TALK}	Crosstalk (FAN4274)	100 kHz		-100		dB
DC Perform	ance					
V _{IO}	Input Offset Voltage ⁽³⁾		-8	0	+8	mV
dV _{IO}	Average Drift			2.9		μV/°C
I _{bn}	Input Bias Current			5		pA
PSRR	Power Supply Rejection Ratio ⁽³⁾	DC	50	73		dB
A _{OL}	Open-loop Gain	DC		102		dB
Is	Supply Current per Amplifier ⁽³⁾			200	300	μA
Input Chara	cteristics	<u> </u>				
R _{IN}	Input Resistance			10		GΩ
C _{IN}	Input Capacitance		7	1.2		pF
CMIR	Input Common Mode Voltage Range			-0.3 to 5.1		V
CMRR	Common Mode Rejection Ratio ⁽³⁾	DC, V _{CM} =0 V to V _S	58	73		dB
Output Cha	racteristics					
· ·	Output Voltage Swing ⁽³⁾	R_L =10 kΩ to V_S /2	0.03	0.01 to 4.99	4.95	V
Vo	Output voltage Swilly	R_L =1 k Ω to V_S /2		0.1 to 4.9		V
I _{SC}	Short-Circuit Output Current			±33		mA
Vs	Power Supply Operating Range			2.5 to 5.5		V

Note

3. 100% tested at 25°C.

Typical Performance Characteristics

 $V_S \!\!=\! +2.7$ V, G=2, $R_L \!\!=\! 10$ $k\Omega$ to $V_S/2,$ $R_F \!\!=\! 5$ $k\Omega;$ unless otherwise noted.




Figure 5. Non-Inverting Frequency Response (+5 V)




Figure 7. Non-Inverting Frequency Response

Frequency (MHz)

0.1




Figure 9. Frequency Response vs. C_L




Figure 11. Large Signal Frequency Response (+5 V)




Figure 6. Inverting Frequency Response (+5 V)




Figure 8. Inverting Frequency Response




Figure 10. Frequency Response vs. RL




Figure 12. Open-loop Gain and Phase vs. Frequency

Typical Performance Characteristic

 V_S =+2.7 V, G=2, R_L =10 k Ω to V_S /2, R_F =5 k Ω ; unless otherwise noted.




Figure 13. 2nd and 3rd Harmonic Distortion




Figure 15. 3rd Harmonic Distortion vs. Vo




Figure 17. PSRR V_S=5 V

Time (0.5μs/div)
Figure 19. Pulse Response vs. Common-Mode Voltage





Figure 14. 2nd Harmonic Distortion vs. Vo






Figure 18. Output Swing vs. Load




Figure 20. Input Voltage Noise

Application Information

General Description

The FAN4174 amplifier includes single-supply, generalpurpose, voltage-feedback amplifiers, fabricated on a bi-CMOS process. The family features a rail-to-rail input and output and is unity gain stable. The typical noninverting circuit schematic is shown in Figure 21.




Figure 21. Typical Non-inverting Configuration

Input Common Mode Voltage

The common mode input range extends to 300 mV below ground and to 100 mV above $V_{\rm S}$ in single supply operation. Exceeding these values does not cause phase reversal; however, if the input voltage exceeds the rails by more than 0.5 V, the input ESD devices begin to conduct. The output stays at the rail during this overdrive condition. If the absolute maximum input $V_{\rm IN}$ (700 mV beyond either rail) is exceeded, externally limit the input current to ± 5 mA, as shown in Figure 22.




Figure 22. Circuit for Input Current Protection

Power Dissipation

The maximum internal power dissipation allowed is directly related to the maximum junction temperature. If the maximum junction temperature exceeds 150°C, performance degradation occurs. If the maximum junction temperature exceeds 150°C for an extended time, device failure may occur.

Overdrive Recovery

Overdrive of an amplifier occurs when the output and/or input ranges are exceeded. The recovery time varies based on whether the input or output is overdriven and by how much the range is exceeded. The FAN4174 typically recovers in less than 500 ns from an overdrive condition. Figure 23 shows the FAN4174 amplifier in an overdriven condition.




Figure 23. Overdrive Recovery

Driving Capacitive Loads

Figure 9 illustrates the response of the FAN4174 amplifier. A small series resistance ($R_{\rm S}$) at the output of the amplifier, illustrated in Figure 24, improves stability and settling performance. $R_{\rm S}$ values in Figure 9 achieve maximum bandwidth with less than 2 dB of peaking. For maximum flatness, use a larger $R_{\rm S}$. Capacitive loads larger than 500 pF require the use of $R_{\rm S}$.




Figure 24. Typical Topology for Driving a Capacitive Load

Driving a capacitive load introduces phase-lag into the output signal, which reduces phase margin in the amplifier. The unity gain follower is the most sensitive configuration. In a unity gain follower configuration, the FAN4174 amplifier requires a 300 Ω series resistor to drive a 100 pF load.

Layout Considerations

General layout and supply bypassing play major roles in high-frequency performance. Fairchild evaluation boards help guide high-frequency layout and aid in device testing and characterization. Follow the steps below as a basis for high-frequency layout:

- Include 6.8 μF and 0.01 μF ceramic capacitors.
- 2. Place the $6.8 \,\mu\text{F}$ capacitor within $19.05 \,\text{mm}$ (0.75 inches) of the power pin.
- 3. Place the 0.01 μF capacitor within 2.54 mm (0.1 inches) of the power pin.
- Remove the ground plane under and around the part, especially near the input and output pins, to reduce parasitic capacitance.

Minimize all trace lengths to reduce series inductances.

Refer to the evaluation board layouts shown in Figure 27 through Figure 30 for more information.

When evaluating only one channel, complete the following on the unused channel:

- Ground the non-inverting input.
- 2. Short the output to the inverting input.

Evaluation Board Information

The following evaluation boards are available to aid in the testing and layout of this device:

Board	Description	Product
KEB002	Single Channel, Dual Supply, 5 and 6-Lead SOT23	FAN4174IS5X
KEB010	Dual Channel, Dual Supply 8-Lead MSOP	FAN4274IMU8X

Evaluation board schematics are shown in Figure 25 and Figure 26; layouts are shown in Figure 27 through Figure 30.




Figure 25. FAN4174 Evaluation Board Schematic (KEV002)




Figure 26. FAN4274 Evaluation Board Schematic (KEB010)

Board Layout Information




Figure 27. KEB002 (Top Side)




Figure 28. KEB002 (Bottom Side)




Figure 29. KEB010 (Top Side)




Figure 30. KEB010 (Bottom Side)

Physical Dimensions




Figure 31. 5-Lead SOT-23 Package

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

Physical Dimensions




Figure 32. 8-Lead Molded Small Outline Package (MSOP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Sync-Lock™ 2Cool™ **FPS™** AccuPower™ F-PFS™ SYSTEM STERNER AX-CAP® FRFET PowerTrench® BitSiC™ Global Power Resource TinyBoost™ PowerXS™ Build it Now™ GreenBridge™ TinyBuck[®] Programmable Active Droop™ TinyCalc™ CorePLUS™ Green FPS™ OFFT CorePOWER™ Green FPS™ e-Series™ TinyLogic QSTM CROSSVOLT" Gmax™ TINYOPTO™ Quiet Series™ GTO™ RapidConfigure™ TinyPower™ CTLTM IntelliMAX™ Current Transfer Logic™ TinyPWM™ **DEUXPEED®** ISOPI ANAR™ TinyWire™ Saving our world, 1mW/W/kW at a time™ Making Small Speakers Sound Louder Dual Cool™ TranSiC™ SignalWise[™] FCOSPARK® and Better™ TriFault Detect™ SmartMax™ EfficientMax™ MegaBuck[†] TRUECURRENT®* MICROCOUPLER** SMART START ESBC* μSerDes[™] Solutions for Your Success™ MicroFET MicroPak™ Fairchild® STEALTH™ MicroPak2™ UHC Fairchild Semiconductor® SuperFET[®] MillerDrive[™] Ultra FRFET™ FACT Quiet Series SuperSOT™-3 MotionMax™ UniFET¹ FACT® SuperSOT™-6 mWSaver™ VCX™ SuperSOT™-8 OptoHiT^{TI} VisualMax™ FastvCore™ SupreMOS® OPTOLOGIC® VoltagePlus™ FETBench™ SyncFET™ OPTOPLANAR® XSTN

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Definition of Terms				
Datasheet Identification	eet Identification Product Status Definition			
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary First Production Datasheet contains preliminary data; supplementary data will be published at a later date. Fairc Semiconductor reserves the right to make changes at any time without notice to improve design				
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 164

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.