82430FX PCIset DATASHEET 82437FX SYSTEM CONTROLLER (TSC) AND 82438FX DATA PATH UNIT (TDP)

- \blacksquare Supports all 3V Pentium® Processors
- Integrated Second Level Cache **Controller**
	- Ð Direct Mapped Organization
	- Ð Write-Back Cache Policy
	- Ð Cacheless, 256-Kbyte, and 512-Kbyte Ð Standard Burst and Pipelined Burst SRAMs
	- Ð Cache Hit Read/Write Cycle Timings at 3-1-1-1 with Burst or Pipelined Burst SRAMs
	- -Back-to-Back Read Cycles at 3-1-1-1-1-1-1-1 with Burst or Pipelined Burst SRAMs
	- Integrated Tag/Valid Status Bits for Cost Savings and Performance
	- $-$ Supports 5V SRAMs for Tag Address
- Integrated DRAM Controller
	- $-$ 64-Bit Data Path to Memory
	- -4 Mbytes to 128 Mbytes Main Memory
	- Ð EDO/Hyper Page Mode DRAM (x-2-2-2 Reads) or Standard Page Mode DRAMs
	- Ð 5 RAS Lines
	- -4 Qword Deep Buffer for 3-1-1-1 Posted Write Cycles
	- Ð Symmetrical and Asymmetrical DRAMs
	- Ð 3V or 5V DRAMs
- **EDO DRAM Support**
	- Ð Highest Performance with Burst or Pipelined Burst SRAMs Superior Cacheless Designs
- Fully Synchronous 25/30/33 MHz PCI Bus Interface
	- Ð 100 MB/s Instant Access Enables Native Signal Processing (NSP) on Pentium Processors
	- Synchronized CPU-to-PCI Interface for High Performance Graphics
	- PCI Bus Arbiter: PIIX and Four PCI Bus Masters Supported
	- Ð CPU-to-PCI Memory Write Posting with 4 Dword Deep Buffers
	- Ð Converts Back-to-Back Sequential CPU to PCI Memory Writes to PCI Burst Writes
	- Ð PCI-to-DRAM Posting of 12 Dwords
	- Ð PCI-to-DRAM up to 120 Mbytes/Sec Bandwidth Utilizing Snoop Ahead Feature
- NAND Tree for Board-Level ATE Testing
- 208 Pin QFP for the 82437FX System Controller (TSC); 100 Pin QFP for Each 82438FX Data Path (TDP)
- Supported Kits Ð 82437FX ISA Kit (TSC, TDPs, PIIX)

The 82430FX PCIset consists of the 82437FX System Controller (TSC), two 82438FX Data Paths (TDP), and the 82371FB PCI ISA IDE Xcelerator (PIIX). The PCIset forms a Host-to-PCI bridge and provides the second level cache control and a full function 64-bit data path to main memory. The TSC integrates the cache and main memory DRAM control functions and provides bus control for transfers between the CPU, cache, main memory, and the PCI Bus. The second level (L2) cache controller supports a write-back cache policy for cache sizes of 256 Kbytes and 512 Kbytes. Cacheless designs are also supported. The cache memory can be implemented with either standard, burst, or pipelined burst SRAMs. An external Tag RAM is used for the address tag and an internal Tag RAM for the cache line status bits. For the TSC's DRAM controller, five rows are supported for up to 128 Mbytes of main memory. The TSC's optimized PCI interface allows the CPU to sustain the highest possible bandwidth to the graphics frame buffer at all frequencies. Using the snoop ahead feature, the TSC allows PCI masters to achieve full PCI bandwidth. The TDPs provide the data paths between the CPU/cache, main memory, and PCI. For increased system performance, the TDPs contain read prefetch and posted write buffers.

November 1996 Order Number: 290518-002

int_{el}

82430FX PCIset DATASHEET 82437FX SYSTEM CONTROLLER (TSC) AND 82438FX DATA PATH UNIT (TDP) CONTENTS PAGE

 l

intal

82437FX TSC AND 82438FX TDP

1.0 ARCHITECTURE OVERVIEW OF TSC/TDP

The 82430FX PCIset (Figure 1) consists of the 82437FX System Controller (TSC), two 82438FX Data Path (TDP) units, and the 82371FB PCI IDE ISA Xcelerator (PIIX). The TSC and two TDPs form a Host-to-PCI bridge. The PIIX is a multi-function PCI device providing a PCI-to-ISA bridge and a fast IDE interface. The PIIX also provides power management and has a plug and play port.

The two TDPs provide a 64-bit data path to the host and to main memory and provide a 16-bit data path (PLINK) between the TSC and TDP. PLINK provides the data path for CPU to PCI accesses and for PCI to main memory accesses. The TSC and TDP bus interfaces are designed for 3V and 5V busses. The TSC/TDP connect directly to the Pentium® processor 3V host bus; The TSC/TDP connect directly to 5V or 3V main memory DRAMs; and the TSC connects directly to the 5V PCI Bus.

Figure 1. 82430FX PCIset System

DRAM Interface

The DRAM interface is a 64-bit data path that supports both standard page mode and Extended Data Out (EDO) (also known as Hyper Page Mode) memory. The DRAM interface supports 4 Mbytes to 128 Mbytes with five RAS lines available and also supports symmetrical and asymmetrical addressing for 512K, 1M, 2M, and 4M deep DRAMs.

Second Level Cache

The TSC supports a write-back cache policy providing all necessary snoop functions and inquire cycles. The second level cache is direct mapped and supports both a 256-Kbyte or 512-Kbyte SRAM configuration using either burst, pipelined burst, or standard SRAMs. The burst 256-Kbyte configuration performance is 3-1-1-1 for read/write cycles; pipelined backto-back reads can maintain a 3-1-1-1-1-1-1-1 transfer rate.

TDP

Two TDPs create a 64-bit CPU and main memory data path. The TDP's also interface to the TSC's 16-bit PLINK inter-chip bus for PCI transactions. The combination of the 64-bit memory path and the 16-bit PLINK bus make the TDP's a cost effective solution, providing optimal CPU-to-main memory performance while maintaining a small package footprint (100 pins each).

PCI Interface

The PCI interface is 2.0 compliant and supports up to 4 PCI bus masters in addition to the PIIX bus master requests. While the TSC and TDP's together provide the interface between PCI and main memory, only the TSC connects to the PCI Bus.

Buffers

The TSC and TDP's together contain buffers for optimizing data flow. A four Qword deep buffer is provided for CPU-to-main memory writes, second level cache write back cycles, and PCI-to-main memory transfers. This buffer is used to achieve 3-1-1-1 posted writes to main memory. A four Dword buffer is used for CPU-to-PCI writes. In addition, a four Dword PCI Write Buffer is provided which is combined with the DRAM Write Buffer to supply a 12 Dword deep buffering for PCI to main memory writes.

System Clocking

The processor, second level cache, main memory subsystem, and PLINK bus all run synchronous to the host clock. The PCI clock runs synchronously at half the host clock frequency. The TSC and TDP's have a host clock input and the TSC has a PCI clock input. These clocks are derived from an external source and have a maximum clock skew requirement with respect to each other.

2.0 SIGNAL DESCRIPTION

This section provides a detailed description of each signal. The signals are arranged in functional groups according to their associated interface.

The " $#$ " symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When " $\#$ " is not present after the signal name, the signal is asserted when at the high voltage level.

The terms assertion and negation are used extensively. This is done to avoid confusion when working with a mixture of ''active-low'' and ''active-high'' signals. The term assert, or assertion indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation indicates that a signal is inactive.

The following notations are used to describe the signal type.

- Input is a standard input-only signal.
- **O** Totem pole output is a standard active driver.
- o/d Open drain.
- t/s Tri-State is a bi-directional, tri-state input/output pin.
- s/t/s Sustained tri-state is an active low tri-state signal owned and driven by one and only one agent at a time. The agent that drives a s/t/s pin low must drive it high for at least one clock before letting it float. A new agent can not start driving a s/t/s signal any sooner than one clock after the previous owner tristates it. An external pull-up is required to sustain the inactive state until another agent drives it and must be provided by the central resource.

2.1 TSC Signals

2.1.1 HOST INTERFACE (TSC)

2.1.2 DRAM INTERFACE (TSC)

2.1.3 SECONDARY CACHE INTERFACE (TSC)

2.1.4 PCI INTERFACE (TSC)

2.1.5 TDP INTERFACE (TSC)

2.1.6 CLOCKS (TSC)

2.2 TDP Signals

2.2.1 DATA INTERFACE SIGNALS (TDP)

2.2.2 TSC INTERFACE SIGNALS (TDP)

2.2.3 CLOCK SIGNAL (TDP)

2.3 Signal State During Reset

Table 1 shows the state of all TSC and TDP output and bi-directional signals during a hard reset (RST $#$ asserted). The TSC samples the strapping options on the A[31:28] signal lines on the rising edge of RST#. When RST# is asserted, the TSC enables the TDP outputs via the HOE#, MOE#, and POE# TSC/TDP interface signals. When RST# is negated, the TSC resets the TDP logic by driving HOE#, MOE#, and POE# inactive for two HCLKs.

3.0 REGISTER DESCRIPTION

The TSC contains two sets of software accessible registers (Control and Configuration registers), accessed via the Host CPU I/O address space. Control Registers control access to PCI configuration space. Configuration Registers reside in PCI configuration space and specify PCI configuration, DRAM configuration, cache configuration, operating parameters, and optional system features.

The TSC internal registers (both I/O Mapped and Configuration registers) are only accessible by the Host CPU and cannot be accessed by PCI masters. The registers can be accessed as Byte, Word (16-bit), or Dword (32-bit) quantities, with the exception of CONFADD which can only be accessed as a Dword. All multi-byte numeric fields use ''little-endian'' ordering (i.e., lower addresses contain the least significant parts of the field). The following nomenclature is used for access attributes.

- RO Read Only. If a register is read only, writes to this register have no effect.
- R/W Read/Write. A register with this attribute can be read and written.
- R/WC Read/Write Clear. A register bit with this attribute can be read and written. However, a write of 1 clears (sets to 0) the corresponding bit and a write of 0 has no effect.

Some of the TSC registers described in this section contain reserved bits. Software must deal correctly with fields that are reserved. On reads, software must use appropriate masks to extract the defined bits and not rely on reserved bits being any particular value. On writes, software must ensure that the values of reserved bit positions are preserved. That

is, the values of reserved bit positions must first be read, merged with the new values for other bit positions and then written back.

In addition to reserved bits within a register, the TSC contains address locations in the PCI configuration space that are marked ''Reserved'' (Table 2). The TSC responds to accesses to these address locations by completing the Host cycle. Software should not write to reserved TSC configuration locations in the device-specific region (above address offset 3Fh).

During a hard reset (RST $#$ asserted), the TSC sets its internal configuration registers to predetermined default states. The default state represents the minimum functionality feature set required to successfully bring up the system. Hence, it does not represent the optimal system configuration. It is the responsibility of the system initialization software (usually BIOS) to properly determine the DRAM configurations, cache configuration, operating parameters and optional system features that are applicable, and to program the TSC registers accordingly.

3.1 Control Registers

The TSC contains two registers that reside in the CPU I/O address space-the Configuration Address (CONFADD) Register and the Configuration Data (CONFDATA) Register. These registers can not reside in PCI configuration space because of the special functions they perform. The Configuration Address Register enables/disables the configuration space and determines what portion of configuration space is visible through the Configuration Data window.

3.1.1 CONFADD-CONFIGURATION ADDRESS REGISTER

CONFADD is a 32-bit register accessed only when referenced as a Dword. A Byte or Word reference will ''pass through'' the Configuration Address Register to the PCI Bus. The CONFADD Register contains the Bus Number, Device Number, Function Number, and Register Number for which a subsequent configuration access is intended.

3.1.2 CONFDATA-CONFIGURATION DATA REGISTER

CONFDATA is a 32-bit read/write window into configuration space. The portion of configuration space that is referenced by CONFDATA is determined by the contents of CONFADD.

Inta

3.2 PCI Configuration Registers

The PCI Bus defines a slot based ''configuration space'' that allows each device to contain up to 256 8-bit configuration registers. The PCI specification defines two bus cycles to access the PCI configuration space-Configuration Read and Configuration Write. While memory and I/O spaces are supported by the Pentium microprocessor, configuration space is not supported. The PCI specification defines two mechanisms to access configuration space, Mechanism $#1$ and Mechanism $#2$. The TSC only supports Mechanism $#1$. Table 2 shows the TSC configuration space.

The configuration access mechanism makes use of the CONFADD Register and CONFDATA Register. To reference a configuration register, a Dword I/O write cycle is used to place a value into CONFADD that specifies the PCI Bus, the device on that bus, the function within the device, and a specific configuration register of the device function being accessed. CONFADD[31] must be 1 to enable a configuration cycle. Then, CONFDATA becomes a window onto four bytes of configuration space specified by the contents of CONFADD. Read/write accesses to CONFDATA generates a PCI configuration cycle to the address specified by CONFADD.

Type 0 Access

If the Bus Number field of CONFADD is 0, a type 0 configuration cycle is generated on PCI. CONFADD[10:2] is mapped directly to AD[10:2]. The Device Number field of CONFADD is decoded onto $AD[31:11]$. The TSC is Device $#0$ and does not pass its configuration cycles to PCI. Thus, AD11 is never asserted. (For accesses to device $#1$, AD12 is asserted, etc., to Device $#20$ which asserts AD31.) Only one AD line is asserted at a time. All device numbers higher than 20 cause a type 0 configuration access with no IDSEL asserted, which results in a master abort.

Type 1 Access

If the Bus Number field of CONFADD is non-zero, a type 1 configuration cycle is generated on PCI. CONFADD[23:2] are mapped directly to AD[23:2]. AD[1:0] are driven to 01 to indicate a Type 1 Configuration cycle. All other lines are driven to 0.

Table 2. TSC Configuration Space

3.2.1 VID-VENDOR IDENTIFICATION REGISTER

Address Offset: 00–01h Default Value: 8086h Attribute: Read Only

The VID Register contains the vendor identification number. This 16-bit register combined with the Device Identification Register uniquely identify any PCI device. Writes to this register have no effect.

3.2.2 DID-DEVICE IDENTIFICATION REGISTER

Address Offset: 02–03h Default Value: 122Dh Attribute: Read Only

This 16-bit register combined with the Vendor Identification register uniquely identifies any PCI device. Writes to this register have no effect.

3.2.3 PCICMD-PCI COMMAND REGISTER

Address Offset: 04–05h Default: 06h Access: Read/Write

This register controls the TSC's ability to respond to PCI cycles.

3.2.4 PCISTS-PCI STATUS REGISTER

Address Offset: 06–07h

Default Value: 0200h

Access: Read Only, Read/Write Clear

PCISTS reports the occurrence of a PCI master abort and PCI target abort. PCISTS also indicates the DEVSEL # timing that has been set by the TSC hardware.

3.2.5 RID-REVISION IDENTIFICATION REGISTER

Address Offset: 08h Default Value: See stepping information document Access: Read Only

This register contains the revision number of the TSC.

3.2.6 SUBC-SUB-CLASS CODE REGISTER

Address Offset: 0Ah Default Value: 00h Access: Read Only

This register indicates the function sub-class in relation to the Base Class Code.

3.2.7 BCC-BASE CLASS CODE REGISTER

Address Offset: 0Bh Default Value: 06h Access: Read Only

This register contains the Base Class Code of the TSC.

3.2.8 MLT-MASTER LATENCY TIMER REGISTER

Address Offset: 0Dh Default Value: 00h

Access: Read/Write

MLT is an 8-bit register that controls the amount of time the TSC, as a bus master, can burst data on the PCI Bus. The Count Value is an 8-bit quantity. However, MLT[2:0] are hardwired to 0. MLT is also used to guarantee the host CPU a minimum amount of the system resources as described in the PCI Bus Arbitration section.

intd.

3.2.9 BIST-BIST REGISTER

The Built In Self Test (BIST) function is not supported by the TSC. Writes to this register have no affect.

3.2.10 PCON-PCI CONTROL REGISTER

The PCON Register enables and disables features related to the PCI unit operation not already covered in the PCI required configuration space.

3.2.11 CC-CACHE CONTROL REGISTER

Address Offset: 52h

Default: $SSS0010 (S = Strapping option)$ Access: Read/Write

The CC Register selects the secondary cache operations. This register enables/disables the L2 cache, adjusts cache size, defines the cache SRAM type, and controls tag initialization. After a hard reset, CC[7:4] reflect the inverted signal levels on the host address lines A[31:28].

82437FX TSC AND 82438FX TDP

3.2.12 DRAMC-DRAM CONTROL REGISTER

Address Offset: 57h

Default Value: 01h

Access: Read/Write

This 8-bit register controls main memory DRAM operating modes and features.

DRAM Type Detection

The EDO Detect Mode Enable field (bit 3) provides a special timing mode that allows BIOS to determine the DRAM type in each of the banks of main memory DRAM. To exploit the performance improvements from EDO DRAMs, the BIOS should provide for dynamic detection of any EDO DRAMs in the DRAM rows.

3.2.13 DRAMT-DRAM TIMING REGISTER

Address Offset: 58h Default Value: 00h

Access: Read/Write

This 8-bit register controls main memory DRAM timings. While most system designs will be able to use one of the faster burst mode timings, slower rates may be required in certain system designs to support layouts with longer trace lengths or slower DRAMs.

82437FX TSC AND 82438FX TDP

3.2.14 PAM—PROGRAMMABLE ATTRIBUTE MAP REGISTERS (PAM[6:0])

Address Offset: PAM0 (59h)-PAM6 (5Fh)

Default Value: 00h

Attribute: Read/Write

The TSC allows programmable memory and cacheability attributes on 14 memory segments of various sizes in the 640-Kbyte to 1-Mbyte address range. Seven Programmable Attribute Map (PAM) Registers are used to support these features. Three bits are used to specify L1 cacheability and memory attributes for each memory segment. These attributes are:

- RE Read Enable. When $RE = 1$, the CPU read accesses to the corresponding memory segment are directed to main memory. Conversely, when $RE=0$, the CPU read accesses are directed to PCI.
- WE Write Enable. When $WE=1$, the CPU write accesses to the corresponding memory segment are directed to main memory. Conversely, when $WE=0$, the CPU write accesses are directed to PCI.
- CE Cache Enable. When $CE=1$, the corresponding memory segment is L1 cacheable. CE must not be set to 1 when $RE=0$ for any particular memory segment. When $CE=1$ and $WE=0$, the corresponding memory segment is cached in the first level cache only on CPU code read cycles.

The RE and WE attributes permit a memory segment to be Read Only, Write Only, Read/Write, or disabled (Table 3.). For example, if a memory segment has $RE=1$ and $WE=0$, the segment is Read Only.

82437FX TSC AND 82438FX TDP

Each PAM Register controls two regions, typically 16-Kbyte in size. Each of these regions has a 4-bit field. The four bits that control each region have the same encoding and are defined in Table 4.

PCI master access to main memory space is also controlled by the PAM Registers. If the PAM programming indicates a region is writeable, then PCI master writes are accepted (DEVSEL $#$ generated).

If the PAM programming indicates a region is readable, PCI master reads are accepted. If a PCI write to a non-writeable main memory region or a PCI read of a non-readable main memory region occurs, the TSC does not accept the cycle ($\overline{D}EV\overline{S}EL\#$ is not asserted). PCI master accesses to enabled memory hole regions are not accepted by the TSC.

As an example, consider a BIOS that is implemented on the expansion bus. During the initialization process, BIOS can be shadowed in main memory to increase the system performance. To shadow BIOS, the attributes for that address range should be set to write only. BIOS is shadowed by first performing a

read of that address. This read is forwarded to the expansion bus. The CPU then performs a write of the same address, which is directed to main memory. After BIOS is shadowed, the attributes for that memory area are set to read only so that all writes are forwarded to the expansion bus.

NOTE:

The CE bit should not be changed while the L2 cache is enabled.

DOS Application Area (00000–9FFFh)

Read, write, and cacheability attributes are always enabled and are not programmable for the 0–640- Kbyte DOS application region.

Video Buffer Area (A0000–BFFFFh)

This 128-Kbyte area is not controlled by attribute bits. CPU-initiated cycles in this region are always forwarded to PCI for termination. This area is not cacheable. See section 3.2.16 for details on the use of this range as SMRAM.

Expansion Area (C0000–DFFFFh)

This 128-Kbyte area is divided into eight 16-Kbyte segments. Each segment can be assigned one of four read/write states: read-only, write-only, read/ write, or disabled memory that is disabled is not remapped. Cacheability status can also be specified for each segment.

Extended System BIOS Area (E0000–EFFFFh)

This 64-Kbyte area is divided into four 16-Kbyte segments. Each segment can be assigned independent cacheability, read, and write attributes. Memory segments that are disabled are not remapped elsewhere.

82437FX TSC AND 82438FX TDP

System BIOS Area (F0000–FFFFFh)

This area is a single 64-Kbyte segment. This segment can be assigned cacheability, read, and write attributes. When disabled, this segment is not remapped.

Extended Memory Area (100000–FFFFFFFFh)

The extended memory area can be split into several parts;

- Flash BIOS area from 4 Gbyte to 4 Gbyte -512 Kbyte (aliased on ISA at 16 Mbyte - 15.5 Mbyte)
- Main Memory from 1 Mbyte to a maximum of 128 Mbytes
- PCI Memory space from the top of main memory to 4 Gbyte - 512 Kbyte

3.2.15 DRB-DRAM ROW BOUNDARY REGISTERS

Address Offset: 60h(DRB0)-64h(DRB4)

Default Value: 02h

Access: Read/Write

On power-up or reset the CPU vectors to the Flash BIOS area, mapped in the range of 4 Gbyte to 4 Gbyte - 512 Kbyte. This area is physically mapped on the expansion bus. Since these addresses are in the upper 4 Gbyte range, the request is directed to PCI.

The main memory space can occupy extended memory from a minimum of 1 Mbyte up to 128 Mbytes. This memory is cacheable.

PCI memory space from the top of main memory to 4Gbytes is always non-cacheable.

The TSC supports 5 rows of DRAM. Each row is 64 bits wide. The DRAM Row Boundary Registers define upper and lower addresses for each DRAM row. Contents of these 8-bit registers represent the boundary addresses in 4-Mbyte granularity. Note that bit 0 of each DRB must always be programmed to 0 for proper operation.

DRB0 = Total amount of memory in row 0 (in 4 Mbytes)

DRB1 = Total amount of memory in row $0 +$ row 1 (in 4 Mbytes)

DRB2 = Total amount of memory in row $0 + row 1 + row 2$ (in 4 Mbytes)

DRB3 = Total amount of memory in row $0 +$ row $1 +$ row $2 +$ row 3 (in 4 Mbytes)

DRB4 = Total amount of memory in row $0 +$ row $1 +$ row $2 +$ row $3 +$ row4 (in 4 Mbytes)

The DRAM array can be configured with 512Kx32, 1Mx32, 2Mx32, and 4Mx32 SIMMs. Each register defines an address range that causes a particular RAS # line to be asserted (e.g., if the first DRAM row is 8 Mbytes in size then accesses within the 0 to 8-Mbyte range causes RAS0 $#$ to be asserted).

Row Boundary Address

These 6-bit values represent the upper address limits of the 5 rows (i.e., this row minus previous row $=$ row size). Unpopulated rows have a value equal to the previous row (row size $= 0$). DRB4 reflects the maximum amount of DRAM in the system. The top of memory is determined by the value written into DRB4. If DRB4 is greater than 128 Mbytes, then 128 Mbytes of DRAM are available.

As an example of a general purpose configuration where 4 physical rows are configured for either single-sided or double-sided SIMMs, the memory array would be configured like the one shown Figure 2. In this configuration, the TSC drives two RAS $#$ signals directly to the SIMM rows. If single-sided SIMMs are populated, the even $RAS#$ signal is used and the odd RAS# is not connected. If double-sided SIMMs are used, both $RAS#$ signals are used.

Figure 2. SIMMs and Corresponding DRB Registers

int_{el}

82437FX TSC AND 82438FX TDP

The following 2 examples describe how the DRB Registers are programmed for cases of single-sided and double-sided SIMMs on a motherboard having a total of four 8-byte or eight 4-byte SIMM sockets.

Example $#1$

The memory array is populated with four single-sided 1MB x 32 SIMMs, a total of 16 Mbytes of DRAM. Two SIMMs are required for each populated row making each populated row 8 Mbytes in size.

The memory array is populated with two 2-Mbyte x 32 double-sided SIMMs (one row), and four 4-Mbyte x 32 single-sided SIMMs (two rows), yielding a total of 96 Mbytes of DRAM. The DRB Registers are pro-

Example $#2$

3.2.16 DRT-DRAM ROW TYPE REGISTER

Address Offset: 68h Default Value: 00h Access: Read/Write

This 8-bit register identifies the type of DRAM (EDO or page mode) used in each row, and should be programmed by BIOS for optimum performance if EDO DRAMs are used. The TSC uses these bits to determine the correct cycle timing on DRAM cycles.

3.2.17 SMRAM-SYSTEM MANAGEMENT RAM CONTROL REGISTER

Address Offset: 72h Default Value: 02h Access: Read/Write

The System Management RAM Control Register controls how accesses to this space are treated. The Open, Close, and Lock SMRAM Space bits function only when the SMRAM enable bit is set to 1. Also, the OPEN bit (DOPEN) should be set to 0 before the LOCK bit (DLCK) is set to 1.

82437FX TSC AND 82438FX TDP

Table 6 summarizes the operation of SMRAM space cycles targeting SMI space addresses (A and B segments):

Table 6. SMRAM Space Cycles

4.0 FUNCTIONAL DESCRIPTION

This section provides a functional description of the TSC and TDP.

4.1 Host Interface

The Host Interface of the TSC is designed to support the Pentium processor. The host interface of the TSC supports 50 MHz, 60 MHz, and 66 MHz bus speeds. The 82430FX PCIset supports the Pentium processor with a full 64-bit data bus, 32-bit address bus, and associated internal write-back cache logic. Host bus addresses are decoded by the TSC for accesses to main memory, PCI memory, and PCI I/ O. The TSC also supports the pipelined addressing capability of the Pentium processor.

4.2 PCI Interface

The 82437FX integrates a high performance interface to the PCI local bus taking full advantage of the high bandwidth and low latency of PCI. Five PCI masters are supported by the integrated arbiter including a PCI-to-ISA bridge and four general PCI masters. The TSC acts as a PCI master for CPU accesses to PCI. The PCI Bus is clocked at one half the frequency of the CPU clock. This divided synchronous interface minimizes latency for CPU-to-PCI cycles and PCI-to-main memory cycles.

The TSC/TDPs integrate posted write buffers for CPU memory writes to PCI. Back-to-back sequential memory writes to PCI are converted to burst writes on PCI. This feature allows the CPU to continue posting dword writes at the maximum bandwidth for the Pentium processor for the highest possible transfer rates to the graphics frame buffer.

Read prefetch and write posting buffers in the TSC/ TDPs enable PCI masters to access main memory at up to 120 MB/second. The TSC incorporates a snoop-ahead feature which allows PCI masters to continue bursting on both reads and writes even as the bursts cross cache line boundaries.

4.3 Secondary Cache Interface

The TSC integrates a high performance second level cache controller using internal/external tags and provides a full first level and second level cache coherency mechanism. The second level cache is direct mapped, non-sectored, and supports a writeback cache policy. Cache lines are allocated on read misses (no write allocate).

The second level cache can be configured for either 256-Kbyte or 512-Kbyte cache sizes using either synchronous burst or pipelined burst SRAMs, or standard asynchronous SRAMs. For the 256-Kbyte configurations, an 8kx8 standard SRAM is used to store the tags. For the 512-Kbyte configurations, a 16kx8 standard SRAM is used to store the tags and the valid bits. A 5V SRAM is used for the Tag.

A second level cache line is 32 bytes wide. In the 256-Kbyte configurations, the second level cache contains 8K lines, while the 512-Kbyte configurations contain 16K lines. Valid and modified status bits are kept on a per-line basis. Cacheability of the entire memory space in the first level cache is supported. For the second level cache, only the lower 64 Mbytes of main memory are cacheable (only main memory controlled by the TSC DRAM interface is cached). PCI memory is not cached. Table 7 shows the different standard SRAM access time requirements for different host clock frequencies.

Table 7. SRAM Access Time Requirements

4.3.1 CLOCK LATENCIES

Table 8 and Table 9 list the latencies for various processor transfers to and from the second level cache for standard and burst SRAM. The clock counts are identical for pipelined and non-pipelined burst SRAM.

Table 8. Second Level Cache Latencies with Standard SRAM

Table 9. Second Level Cache Latencies with Burst SRAM

4.3.2 SNOOP CYCLES

Snoop cycles are used to maintain coherency between the caches (first and second level) and main memory. The TSC generates a snoop (or inquire) cycle to probe the first level and second level caches when a PCI master attempts to access main memory. Snoop cycles are performed by driving the PCI master address onto the host address bus and asserting $EADS#$.

To maintain optimum PCI bandwidth to main memory, the TSC utilizes a ''snoop ahead'' algorithm. Once the snoop for the first cache line of a transfer has completed, the TSC automatically snoops the

82437FX TSC AND 82438FX TDP

next sequential cache line. This algorithm enables the TSC to continue burst transfers across cache line boundaries.

Reads

If the snoop cycle generates a first level cache hit to a modified line, the line in the first level cache is written back to main memory (via the DRAM Posted Write Buffers). The line in the second level cache (if it exists) is invalidated. Note that the line in the first level cache is not invalidated if the INV pin on the CPU is tied to the $KEN#$ signal from the TSC. The TSC drives $KEN# / INV$ low with EADS# assertion during PCI master read cycles.

At the same time as the first level snoop cycle, the TSC performs a tag look-up to determine whether the addressed memory is in the second level cache. If the snoop cycle generates a second level cache hit to a modified line and there was not a hit in the first level cache $(HITM#$ not asserted), the second level cache line is written back to main memory (via the DRAM Posted Write Buffers) and changed to the ''clean'' state. The PCI master read completes after the data has been written back to main memory.

Writes

PCI Master write cycles never result in a write directly into the second level cache. A snoop hit to a modified line in either the first or second caches results in a write-back of that line to main memory. If both the first and second level caches have modified lines, the line is written back from the first level cache. In all cases, lines in the first and second level caches are invalidated and the PCI write to main memory occurs after the writeback completes. A PCI master write snoop hit to an unmodified line in either the first or second level caches results in the line being invalidated. The TSC drives $KEN# / INV$ with EADS# assertion during PCI master write cycles.

4.3.3 CACHE ORGANIZATION

Figure 3, Figure 4, Figure 5, Figure 6, and Figure 7 show the connections between the TSC and the external tag RAM and data SRAM. A 512K standard SRAM cache is implemented with 64Kx8 data SRAMs and a 16 Kx8 tag RAM. The second ADS $#$ pin from the CPU should be used to drive the ADSP # pin on Burst or Pipelined Burst SRAMs.

4.3.4 Clarification On How to Flush the L2 **Cache**

The SCFMI (Force Miss/Invalidate) mode is intended to allow flushing of dirty L2 lines back to memory. Since the flushed dirty line is posted to the DRAM write buffer in parallel with the linefill, the new line (which is filled to both L1 and L2) is guaranteed to be stale data.

The implication of the actual operation is that any program that is attempting to flush the L2 must not be run from the L2 itself, unless the L2 code image is coherent with DRAM. For example, if a DOS program to flush the L2 is loaded, it is loaded from disk using a string move. The MOVS may result in loading the program partially into L2, since the memory writes will (likely) hit previously valid lines in the L2. When the flush program sets the SCFMI bit to force misses, subsequent code fetches may be serviced from L2 which contain the stale code image.

An important aspect to consider when flushing L2 is to ensure that the code being used to flush the cache is not in the current 256K page (256K L2 being used here) residing in L2. The BIOS algorithm will also work if it is executed from non-cacheable or write-protected DRAM space (e.g., BIOS region). If this can't be guaranteed, then an alternate software flush algorthm is to read 2X the size of the L2. Note that this implies a protected-mode code for the 512K L2 case.

Figure 3. 256-Kbyte Second Level Cache (Standard SRAM)

intel

Figure 4. 256-Kbyte Second Level Cache (Burst SRAM)

intel.

Figure 5. 256-Kbyte Second Level Cache (Burst SRAM)

intd.

Figure 6. 512-Kbyte Second Level Cache (Burst SRAM)

intel

Figure 7. Two Bank 512-Kbyte Second Level Cache (Pipelined Burst SRAM)

 $\mathsf{Int}\mathsf{d}$

4.4 DRAM Interface

The 82430FX PCIset's main memory DRAM interface supports a 64-bit wide memory array and main memory sizes from 4 to 128 Mbytes. The TSC generates the RAS#, CAS#, WE# (using MOE#) and multiplexed addresses for the DRAM array and controls the data flow through the 82438FX TDP's. For CPU-to-DRAM cycles the address flows through the TSC and data flows through the TDP's. For PCI or ISA cycles to memory the address flows through the TSC and data flows to the TDP's through the TSC and PLINK bus. The TSC and TDP DRAM interfaces are synchronous to the CPU clock.

The 82430FX PCIset supports industry standard 32-bit wide memory modules with fast page-mode DRAMs and EDO (Extended Data Out) DRAMs (also known as Hyper Page mode). With twelve multiplexed address lines (MA[11:0]), the TSC supports 512Kx32, 1M32, 2Mx32, and 4Mx32 SIMM's (both symmetrical and asymmetrical addressing). Five $RAS#$ lines permit up to five rows of DRAM and eight CAS # lines provide byte write control over the array. The TSC supports 60 ns and 70 ns DRAMs (both single and double-sided SIMM's). The TSC also provides an automatic RAS $#$ only refresh, at a rate of 1 refresh per 15.6 ms at 66 MHz, 60 MHz, and 50 MHz. A refresh priority queue and ''smart refresh'' algorithm are used to minimize the performance impact due to refresh.

The DRAM controller interface is fully configurable through a set of control registers (see Register Description section for programming details). The DRAM interface is configured by the DRAM Control Mode Register, the five DRAM Row Boundary (DRB) Registers, and the DRAM Row Type (DRT) Register. The DRAM Control Mode Registers configure the DRAM interface to select fast page-mode or EDO DRAMs, RAS timings, and CAS rates. The five DRB Registers define the size of each row in the memory array, enabling the TSC to assert the proper RAS $#$ line for accesses to the array.

Seven Programmable Attribute Map (PAM) Registers are used to specify the cacheability, PCI enable, and read/write status of the memory space between 640 Kbytes and 1 Mbyte. Each PAM Register defines a specific address area enabling the system to selectively mark specific memory ranges as cacheable, read-only, write-only, read/write, or disabled. When a memory range is disabled, all CPU accesses to that range are forwarded to PCI.

82437FX TSC AND 82438FX TDP

The TSC also supports one of two memory holes; either from 512 Kbytes -640 Kbytes or from 15 Mbytes -16 Mbytes in main memory. Accesses to the memory holes are forwarded to PCI. The memory hole can be enabled/disabled through the DRAM Control Register. All other memory from 1 Mbyte to the top of main memory is read/write and cacheable.

The SMRAM memory space is controlled by the SMRAM Control Register. This register selects if the SMRAM space is enabled, opened, closed, or locked. SMRAM space is between 640 Kbytes and 768 Kbytes. See section 3.2.17 for more details on SMRAM.

4.4.1 DRAM ORGANIZATION

Figure 8 illustrates a 4-SIMM configuration that supports 4 double-sided SIMM's and motherboard DRAM. RAS0 $#$ is used for motherboard memory. This memory should not be implemented with SIMMs.

Except for motherboard memory, a row in the DRAM array is made up of two SIMM's that share a common $RAS#$ line. Within any given row, the two SIMMs must be the same size. For different rows, SIMM densities can be mixed in any order. Each row is controlled by 8 CAS lines. EDO and Standard page mode DRAM's can be mixed between rows or within a row. When DRAM types are mixed (EDO and standard page mode), each row will run optimized for that particular type of DRAM. If DRAM types are mixed within a row, page mode timings must be selected.

SIMMs can be used for the sockets connected to RAS $[2:1]$ # and RAS $[4:3]$ #. The two RAS lines permit double-sided SIMMs to be used in these socket pairs. The following rules apply to the SIMM configuration.

- 1. SIMM sockets can be populated in any order.
- 2. SIMM socket pairs need to be populated with the same densities. For example, SIMM sockets $RAS[2:1]$ # should be populated with identical densities. However, SIMM sockets using RAS $[4:3]$ # can be populated with different densities than the SIMM socket pair using $RAS[2:1]$ [#].

- 3. The TSC only recognizes a maximum of 128 Mbytes of main memory, even if populated with more memory.
- 4. EDO's and standard page mode can both be used.

4.4.2 MAIN MEMORY ADDRESS MAP

The main memory organization (Figure 9) represents the maximum 128 Mbytes of address space. Accesses to memory space above the top of main memory, video buffer range, or the memory gaps (if enabled) are not cacheable and are forwarded to PCI. Below 1 Mbyte, there are several memory segments with selectable cacheability.

4.4.3 DRAM ADDRESS TRANSLATION

The multiplexed row/column address to the DRAM memory array is provided by MA[11:0] which are derived from the host address bus or PCI address as defined by Table 10. The TSC has a 4-Kbyte page size. The page offset address is driven on the MA[8:0] lines when driving the column address. The MA[11:0] lines are translated from the address lines A[24:3] for all memory accesses.

Table 10. DRAM Address Translation

The types of DRAMs depth configuration supported are:

intel

Figure 8. DRAM Array Connections

4.4.4 DRAM PAGE MODE

For any row containing standard page mode DRAM on read cycles, the TSC keeps CAS[7:0] # asserted until data is sampled by the TDPs.

Figure 9. Memory Space Organization

4.4.5 EDO MODE

Extended Data Out (or Hyper Page Mode) DRAM is designed to improve the DRAM read performance. EDO DRAM holds the memory data valid until the next CAS # falling edge. Note that standard page mode DRAM tri-states the memory data when CAS $#$ negates to precharge. With EDO, the CAS $#$ precharge overlaps the memory data valid time. This allows $\tilde{C}AS#$ to negate earlier while still satisfying the memory data valid window time.

The EDO Detect Mode Enable bit in the DRAM Control Register enables a special timing mode for BIOS to detect the DRAM type on a row by row basis.

4.4.5.1 BIOS Configuration of DRAM Array When Using EDO DRAMs

The following algorithm should be followed in order to dynamically detect if EDO DRAMs are installed in the system. When this algorithm has completed, the DRAM type installed in each row is programmed into the DRAM Row Type register (TSC PCI Config. Offset 68h):

1. Initialize all of the DRAM Row Type values to 'EDO' in the DRT register (TSC PCI Config. Offset 68h). Since there are five rows, the DRT register value becomes '1Fh'.

82437FX TSC AND 82438FX TDP

- 2. For each bank row (Row1, Row2, Row3, Row4, Row5)
	- Write all 1's to a QWORD address within the row.
	- Enable EDO detection mode by setting the EDO Detect Mode Enable bit in the DRAMC register (TSC PCI Config. Offset 57h) to 1.
	- Immediately read back the value of the QWORD ADDRESS.
	- If the value is not all 1's, then standard page mode DRAMs are installed in that row. Otherwise the EDO mode DRAMs are installed in that row.
	- Disable EDO detection mode by clearing the EDO Detect Mode Enable bit in the DRAMC register.
- 3. Depending on the findings of Step $#2$, program the DRAM row type into the corresponding bit in the DRT register (TSC PCI Config. Offset 68h): set for EDO type (1) or reset for standard page mode (0). Do not program this register until all of the bank rows have been tested.

Once all DRAM row banks have been tested for EDO, the EDME bit should be cleared in DRAMC (TSC PCI Config. Offset 57h, bit 2 is 0). It is very important that the EDME bit be cleared afterwards or performance will be seriously impacted.

Table 11. CPU to DRAM Performance Summary

NOTES:

1. Due to the MA[11:2] to RAS# setup requirements, if a page is open, two clocks are added to the leadoff.

2. Read and write rates to DRAM are programmable via the DRAMT Register.

4.4.6 DRAM PERFORMANCE

The DRAM performance is controlled by the DRAM Timing Register, processor pipelining, and by the type of DRAM used (EDO or standard page mode). Table 11 lists both EDO and standard page mode optimum timings.

4.4.7 DRAM REFRESH

The TSC supports $RAS#$ only refresh and generates refresh requests. The rate that requests are generated is determined by the DRAM Control Register. When a refresh request is generated, the request is placed in a four entry queue. The DRAM controller services a refresh request when the refresh queue is not empty and the controller has no other requests pending. When the refresh queue is full, refresh becomes the highest priority request and is serviced next by the DRAM controller, regardless of other pending requests. When the DRAM controller begins to service a refresh request, the request is removed from the refresh queue.

There is also a ''smart refresh'' algorithm implemented in the refresh controller. Except for Bank 0, refresh is only performed on banks that are populated. For bank 0, refresh is always performed. If only one bank is populated, using bank 0 will result in better performance.

4.4.8 SYSTEM MANAGEMENT RAM

The 82430FX PCIset support the use of main memory as System Management RAM (SMRAM), enabling

the use of System Management Mode. When this function is disabled, the TSC memory map is defined by the DRB and PAM Registers. When SMRAM is enabled, the TSC reserves the A and B segments of main memory for use as SMRAM.

SMRAM is placed at A0000-BFFFFh via the SMRAM Space Register. Enhanced SMRAM features can also be enabled via this register. PCI masters can not access SMRAM when it is programmed to the A and B segments.

When the TSC detects a CPU stop grant special cycle, it generates a PCI Stop Grant Special cycle with 0002h in the message field (AD[15:0]) and 0012h in the message dependent data field (AD[31:16]) during the first data phase (IRDY $#$ asserted).

A system using 5mm interrupts with addresses directed to SMM memory space in segments A0000 and B0000h must not have the 512K–640K memory hole enabled.

4.5 82438FX Data Path (TDP)

The TDP's provide the data path for host-to-main memory, PCI-to-main memory, and host-to-PCI cycles. Two TDP's are required for the 82430FX PCIset system configuration. The TSC controls the data flow through the TDP's with the PCMD[1:0], HOE $#$, POE #, MOE #, MSTB #, and MADV # signals.

Figure 10. TDP 64-Bit Data Path Partitioning

The TDP's have three data path interfaces; the host bus (HD[63:0]). the memory bus (MD[63:0]), and the PLINK[15:0] bus between the TDP and TSC. The data paths for the TDP's are interleaved on byte boundaries (Figure 10). Byte lanes 0, 2, 4, and 6 from the host CPU data bus connects to the even order TDP and byte lanes 1, 3, 5, and 7 connect to the odd order TDP. PLINK[7:0] connects to the even order TDP and PLINK[15:8] connect to the odd order TDP.

4.6 PCI Bus Arbitration

The TSC's PCI Bus arbiter allows PCI peer-to-peer traffic concurrent with CPU main memory/second level cache cycles. The arbiter supports five PCI masters (Figure 11). $REQ[3:0]$ #/GNT $[3:0]$ # are used by PCI masters other than the PCI-to-ISA expansion bridge (PIIX). PHLD#/PHLDA# are the arbitration request/grant signals for the PIIX and provide guaranteed access time capability for ISA $massers.$ PHLD $#$ /PHLDA $#$ also optimize system performance based on PIIX known policies.

Figure 11. Arbiter

4.6.1 PRIORITY SCHEME AND BUS GRANT

The arbitration mechanism employs two interacting priority queues; one for the CPU and one for the PCI agents. The CPU queue guaranatees that the CPU is explicity granted the bus on every fourth arbitration event. The PCI priority queue determines which PCI agent is granted when PCI wins the arbitration event.

A rotating priority scheme is used to determine the highest priority requester in the case of simultaneous requests. If the highest priority input at arbitration time does not have an active request, the next priority active requester is granted the bus. Granting the bus to a lower priority requester does not change the rotation order, but it does advance the priority

82437FX TSC AND 82438FX TDP

rotation. The rotation priority chain is fixed (Figure 12). If the highest priority agent does not request the bus, the next agent in the chain is the highest priority, and so forth down the chain.

When no PCI agents are requesting the bus, the CPU is the default owner of the bus. CPU cycles incur no additional delays in this state.

The grant signals (GNT $x#$) are normally negated after FRAME $#$ assertion or 16 PCLKs from grant assertion, if no cycle has started. Once asserted, PHLDA $#$ is only negated after PHLD $#$ has been negated.

A possible PCI contention condition is possible if a PCI master had been requesting the PCI bus for some time and the TSC has just flushed its CPU-to-PCI write posting buffers. In this case, the TSC could grant the master the bus one clock early. The TSC will be in the process of floating its output buffers while a newly granted master is starting to drive the bus. Some contention is possible on AD[31:0], $C/BE[3:0]$ # and PAR signals.

4.6.1.1 Arbitration Signaling Protocol: REQ # Functionality

PCI Masters should follow the intent of the PCI Specification as quoted from the PCI Specification below:

- 1. "Agents must only use REQ $#$ to signal a true need to use the bus.''
- 2. "An Agent must never use $REQ#$ to "park" itself on the bus.''

A "well behaved" card should use $REQ#$ when the bus is really needed. Typically $REQ#$ should be removed, once the PCI master has been granted the bus, after $FRAM#$ is asserted.

 $REG#$ line behavior, of future PCI Cards, that may not operate as required could include:

- 1. Glitching $REQ#$ lines for one or more clocks without any apparent reason.
- 2. Glitching $REQ#$ lines and then not waiting for $GNT#$ assertion.
- 3. Continually asserting $REQ#$ lines in an attempt to park itself on the PCI bus.
- 4. Failing to assert $FRAME#$ with several clocks of GNT $#$ assertion when bus is idle.

intel

Figure 12. Arbitration Priority Rotation

PCI Cards that do not operate properly may not function properly with the TSC.

4.6.2 CPU POLICIES

The CPU never explicitly requests the bus. Instead, the arbiter grants the bus to the CPU when:

- the CPU is the highest priority
- PCI agents do not require main memory (peer-topeer transfers or bus idle) and the PCI Bus is not currently locked by a PCI master

When the CPU is granted as highest priority, the MLT timer is used to guarantee a minimum amount of system resources to the CPU before another requesting PCI agent is granted.

An AHOLD mechanism controls granting the bus to the CPU.

4.7 Clock Generation and Distribution

The TSC and CPU should be clocked from one clock driver output to minimize skew between the CPU and TSC. The TDPs should share another clock driver output.

4.7.1 RESET SEQUENCING

The TSC is asynchronously reset by the PCI reset (RST $#$). After RST $#$ is negated, the TSC resets the TDP by driving HOE #, MOE #, and POE # to 1 for two HCLKs. The TSC changes $HOE#$, MOE $#$, and POE $#$ to their default value after the TDP is reset.

Arbiter (Central Resource) Functions on Reset

The TSC arbiter includes support for PCI central resource functions. These functions include driving the AD[31:0], C/BE[3:0] $#$, and PAR signals when no agent is granted the PCI Bus and the bus is idle. The TSC drives 0's on these signals during reset and drives valid levels when no other agent is granted and the bus is idle.

5.0 PINOUT AND PACKAGE INFORMATION

5.1 82437FX Pinout

Figure 13. 82437FX Pin Assignment

2. 82437FX Alphabetical Pin Assignment

 $AD0$ 3 AD1 | 206 AD2 | 205 AD3 204 $AD4$ 203 AD5 202 $AD6$ 201 AD7 200 AD8 | 198 AD9 | 197 AD10 | 194 AD11 | 193 AD12 | 192 AD13 191 AD14 | 190 AD15 | 189 AD16 177 AD17 | 176 AD18 175 AD19 | 174 AD20 173 $AD21$ | 172 AD22 171 AD23 | 168 $AD24$ | 166 AD25 | 165 AD26 164 AD27 | 163 $AD28$ | 162

82437FX TSC AND 82438FX TDP

Name \vert Pin# MA3 | 120 $MA4$ 121 MA5 | 122 MA6 | 123 MA7 | 124 MA8 | 125 MA9 | 126 MA10 | 127 MA11 | 128 MAA0 115 MAA1 | 116 MAB0 | 117 MAB1 | 118 $MADV#$ 111 $MOE#$ 114 $MSTB#$ 110 $NA#$ 67 PAR | 187 $PCLKIN$ 154 $PCMDO$ 108 PCMD1 | 109 PHLD $\#$ 153 PHLDA $#$ 152 PLINK0 88 $PLINK1$ 89 $PLINK2$ 90 $PLINK3$ | 91 $PLINK4$ 92 PLINK5 $\Big|$ 93 PLINK6 94 $PLINK7$ 95

5.2 82438FX Pinout

Figure 14. 82438FX Pin Assignment

3. 82438FX Alphabetical Pin Assignment

Name Pin# $HD29$ 33 $HD30$ 34 $HD31$ 35 $HOE#$ | 81 $MADV#$ 82 MDO 41 $MD1$ 45 $MD2$ 51 MD3 | 57 $MD4$ 61 $MD5$ 63 $MD6$ | 69 $MD7$ 73 MD8 | 39 $MD9$ 43 $MD10$ 47 MD11 | 55 $MD12$ 59 $MD13$ 67 $MD14$ 71 MD15 75 $MD16$ 40 $MD17$ 44 $MD18$ 50 $MD19$ 56 $MD20$ 60 $MD21$ 62 $MD22$ 68 $MD23$ 72 $MD24$ 38

82437FX TSC AND 82438FX TDP

Pin# Type 37 V 49 \vert V 53 V 65 V

5.3 82437FX Package Dimensions

Figure 15. 208 Pin Quad Flat Pack (QFP) Dimensions

Table 14. 208 Pin Quad Flat Pack (QFP) Dimensions

Figure 16. 100 Pin Plastic Quad Flat Pack (PQFP) Dimensions

Table 15. 100 Pin Quad Flat Pack (QFP) Dimensions

6.0 82437FX TSC TESTABILITY

6.1 Test Mode Description

The test modes are decoded from the $REQ#[3:0]$ and qualified with the RESET $#$ pin. Test mode selection is asynchronous, these signals need to remain in their respective state for the duration of the test modes. The test modes are defined as follows.

6.2 NAND Tree Mode

Tri-states all outputs and bi-directional buffers except for RST $#$, REQ $#$ [3:0], GNT $#$ [3:1]. The NAND tree follows the pins sequentially around the chip skipping only $RESET#, REQ/[3:0],$ and $GNT#[3:1]$. The first input of the NAND chain $GNT0$ [#], and the NAND chain is routed counterclockwise around the chip (e.g., GNT0 $#$, PHLDA $#$,

...). The only valid outputs during NAND tree mode are GNT1#, GNT2#, and GNT3#. GNT1# and $GNT#3$ are both final outputs of the NAND tree, and $GNT2#$ is the halfway point of the NAND tree.

To perform a NAND tree test, all pins included in the NAND tree should be driven to 1 with the exception of PCLKIN which should be driven to 0.

Beginning with GNT0 $#$ and working counter-clockwise around the chip, each pin can be toggled with a resulting toggle observed on GNT3 $#$, GNT2 $#$, and GNT1 $#$. The GNT2 $#$ output is provided so that the NAND tree test can be divided into two sections.

82437FX TSC AND 82438FX TDP

Table 16. NAND Tree Cell Order for the 82437FX
National Rin # Rin Name

82437FX TSC AND 82438FX TDP

Table 16. NAND Tree Cell Order for the 82437FX (Continued)

Figure 17 is a schematic of the NAND tree circuitry.

Figure 17. 82437FX NAND Tree Circuitry

$\mathsf{In}\mathsf{L}\mathsf{L}$

NAND Tree Timing Requirements

Allow 800 ns for the input signals to propagate to the NAND tree outputs (input-to-output propagation delay specification).

7.0 82438FX TDP TESTABILITY

7.1 Test Mode Description

The test modes are decoded from $HOE#$, MOE $#$, POE $#$, and MSTB $#$. HCLK must be active for at least one clock to sample the above signals. Once these signals are sampled then HCLK must be asserted to 0 for the duration of the NAND tree test. The test modes are defined as follows.

NAND tree mode is exited by starting HCLK with HOE #, MOE #, and POE $#$ not equal to "111".

7.2 NAND Tree Mode

Tri-states all outputs and bidirectional buffers except for MD0 which is the output of the NAND tree. The NAND tree follows the pins sequentially around the chip skipping only HCLK and MD0. The first input of the NAND chain is HD5, and the NAND chain is routed counter-clockwise around the chip (e.g., HD5, HD6 . . .). The only valid output during NAND tree mode is MD0.

To perform a NAND tree test, all pins included in the NAND tree should be driven to 1, with the exception of HCLK and MDO. Beginning with HD5 and working counter-clockwise around the chip, each pin can be toggled with a resulting toggle observed on MD0. After changing an input pin to 0, keep it at 0 for the remainder of the NAND tree test.

82437FX TSC AND 82438FX TDP

Table 17. NAND Tree Cell Order for the 82438FX

Table 17. NAND Tree Cell Order for the 82438FX (Continued)

intd.

Figure 18 is a schematic of the NAND tree circuitry.

Figure 18. 82438FX NAND Tree Circuitry

NAND Tree Timing Requirements

Allow 500 ns for the input signals to propagate to the NAND tree outputs (input-to-output propagation delay specification).