











SN74AUP1G240

SCES627D - MARCH 2005-REVISED OCTOBER 2017

SN74AUP1G240 Low-Power Single Inverter With 3-State Output

Features

- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption
 - $I_{CC} = 0.9 \mu A Maximum$
- Low Dynamic-Power Consumption
 - C_{pd} = 4.2 pF at 3.3 V Typical
- Low Input Capacitance
 - C_I = 1.5 pF Typical
- Low Noise Overshoot and Undershoot <10% of V_{CC}
- Input-Disable Feature Allows Floating Input Conditions
- I_{off} Supports Partial Power-Down-Mode Operation
- Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input
- Wide Operating V_{CC} Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal
- $t_{pd} = 4.7$ ns Maximum at 3.3 V
- Suitable for Point-to-Point Applications

Applications

- Grid infrastructure
- Telecom Infrastructure
- Medical, Healthcare, and Fitness
- Factory Automation and Control
- Printers and Other Peripherals

3 Description

The AUP family is TI's premier solution to the industry's low power needs in battery-powered portable applications. This family assures a very low static and dynamic power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see AUP - The Lowest-Power Family).

This buffer/driver is a single line driver with a 3-state output. The output is disabled when the outputenable (OE) input is high. This device has the inputdisable feature, which allows floating input signals.

To assure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74AUP1G240DBV	SOT-23 (5)	1.60 mm × 2.90 mm
SN74AUP1G240DCK	SC70 (5)	1.25 mm × 2.00 mm
SN74AUP1G240DRY	SON (6)	1.00 mm × 1.45 mm
SN74AUP1G240DSF	SON (6)	1.00 mm × 1.00 mm
SN74AUP1G240YFP	DSBGA (6)	0.76 mm × 1.16 mm
SN74AUP1G240YZP	DSBGA (5)	0.89 mm × 1.39 mm
SN74AUP1G240DPW	X2SON (5)	0.80 mm × 0.80 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)






Table of Contents

1	Features 1	8	Detailed Description	14
2	Applications 1		8.1 Overview	. 14
3	Description 1		8.2 Functional Block Diagram	. 14
4	Revision History2		8.3 Feature Description	. 14
5	Pin Configuration and Functions3		8.4 Device Functional Modes	. 15
6	Specifications4	9	Application and Implementation	16
•	6.1 Absolute Maximum Ratings 4		9.1 Application Information	. 16
	6.2 ESD Ratings		9.2 Typical Application	. 16
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	17
	6.4 Thermal Information	11	Layout	18
	6.5 Electrical Characteristics		11.1 Layout Guidelines	. 18
	6.6 Switching Characteristics: C ₁ = 5 pF		11.2 Layout Example	. 18
	6.7 Switching Characteristics: C ₁ = 10 pF	12	Device and Documentation Support	19
	6.8 Switching Characteristics: C _L = 15 pF9		12.1 Documentation Support	. 19
	6.9 Switching Characteristics: C _L = 30 pF 10		12.2 Receiving Notification of Documentation Updates	: 19
	6.10 Operating Characteristics		12.3 Community Resources	. 19
	6.11 Typical Characteristics		12.4 Trademarks	. 19
7	Parameter Measurement Information 12		12.5 Electrostatic Discharge Caution	. 19
	7.1 Propagation Delays, Setup and Hold Times, and		12.6 Glossary	. 19
	Pulse Width12	13	Mechanical, Packaging, and Orderable	
	7.2 Enable and Disable Times		Information	19

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision C (May 2010) to Revision D	Page
•	Added List of common applications	1
•	Added Device Information table, Pin Configuration and Functions section, ESD Ratings table, Thermal Information table, Feature Description section, Application and Implementation section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted Ordering Information table, see Mechanical, Packaging, and Orderable Information at the end of the data sheet	1

Submit Documentation Feedback



5 Pin Configuration and Functions



NC - No internal connection







YFP Package 6-Pin DSBGA **Bottom View**












YZP Package 5-Pin DSBGA **Bottom View**



DPW Package⁽¹⁾ 5-Pin (X2SŎN) Top View



See mechanical drawings for dimensions.

Pin Functions

			PIN					
NAME	DBV, DCK	DRY	DSF	DPW	YFP	YZP	I/O	DESCRIPTION
Α	2	2	2	2	B1	B1	- 1	A Input
GND	3	3	3	3	C1	C1	_	Ground
N.C.	_	5	5	_	B2	_	_	Do not connect
ŌĒ	1	1	1	1	A1	A1	- 1	Active low output enable
V_{CC}	5	6	6	5	A2	A2	_	Positive Supply
Υ	4	4	_	4	C2	C2	0	Y Output
Y	_	_	4	_	_	_	0	Inverted Y Output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	4.6	V
VI	Input voltage ⁽²⁾		-0.5	4.6	V
Vo	Voltage range applied to any output in the high-imp	-0.5	4.6	V	
Vo	Output voltage range in the high or low state (2)	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V _I < 0		-50	
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±20	mA
	Continuous current through V _{CC} or GND			±50	mA
Tj	Junction Temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

 $See^{(1)}$

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		0.8	3.6	V	
		V _{CC} = 0.8 V	V _{CC}	3.6		
V	High-level input voltage	V _{CC} = 1.1 V to 1.95 V	0.65 × V _{CC}	3.6	V	
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.6	3.6	V	
		V _{CC} = 3 V to 3.6 V	2	3.6		
	Loudente	V _{CC} = 0.8 V		0		
V		V _{CC} = 1.1 V to 1.95 V	0	0.35 × V _{CC}		
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0	0.7	V	
		V _{CC} = 3 V to 3.6 V	0	0.9		
V	Outrot walks as	Active state	0	V _{CC}		
V _O	Output voltage	3-state	0	3.6	V	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 0.8 V to 3.6 V		200	ns/V	
T _A	Operating free-air temperature	·	-40	85	°C	

⁽¹⁾ The A data input pins may be floated if the \overline{OE} is high and the outputs are disabled; otherwise, all unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

				5	SN74AUP1G	i240			
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC70)	DRY (SON)	DSF (SON)	YFP (DSBGA)	YZP (DSBGA)	DPW (X2SON)	UNIT
		5 PINS	5 PINS	6 PINS	6 PINS	6 PINS	5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	230.5	303.6	342.1	377.1	125.4	146.2	504.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	172.7	203.8	233.1	187.7	1.9	1.4	234.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	62.2	100.9	206.7	236.6	37.2	39.3	370.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	49.3	76.1	63.4	29.0	0.5	0.7	44.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	61.6	99.3	206.7	236.3	37.5	39.8	369.7	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	N/A	165.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS	V _{CC}	MIN	TYP MAX	UNIT
	I _{OH} = -20 μA	T _A = 25°C	0.8 V to 3.6 V	V _{CC} - 0.1		
	1 _{OH} = -20 μA	$T_A = -40$ °C to +85°C	0.6 V 10 3.6 V	V _{CC} - 0.1		
	l 11 mΛ	$T_A = 25^{\circ}C$	1.1 V	$0.75 \times V_{CC}$		
	$I_{OH} = -1.1 \text{ mA}$	$T_A = -40$ °C to +85°C	1.1 V	$0.7 \times V_{CC}$		
Ic	I _{OH} = -1.7 mA	$T_A = 25^{\circ}C$	1.4 V	1.11		
		$T_A = -40$ °C to +85°C	1.4 V	1.03		
	I _{OH} = -1.9 mA	$T_A = 25^{\circ}C$	1.65.1/	1.32		
		$T_A = -40$ °C to +85°C	1.65 V	1.3		V
V _{OH}	1 00 mA	$T_A = 25^{\circ}C$		2.05		V
	$I_{OH} = -2.3 \text{ mA}$	$T_A = -40$ °C to +85°C	2.3 V	1.97		
	1 0.1 mA	T _A = 25°C	2.3 V	1.9		
	$I_{OH} = -3.1 \text{ mA}$	$T_A = -40$ °C to +85°C		1.85		
	I 0.7 A	T _A = 25°C		2.72		
	$I_{OH} = -2.7 \text{ mA}$	$T_A = -40$ °C to +85°C	0.14	2.67		
	1 4 m A	T _A = 25°C	3 V	2.6		
	$I_{OH} = -4 \text{ mA}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		2.55		



Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONI	DITIONS	V _{cc}	MIN TYP MAX	UNIT		
		1 004	T _A = 25°C	0.07/4-0.07/	0.1			
		$I_{OL} = 20 \mu A$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	0.8 V to 3.6 V	0.1			
		1 4 4 4	T _A = 25°C	4.4.1/	0.3 × V _{CC}			
		I _{OL} = 1.1 mA	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	1.1 V	0.3 × V _{CC}			
		1 4 7 4	T _A = 25°C	4.437	0.31			
		$I_{OL} = 1.7 \text{ mA}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	1.4 V	0.37			
		1.0 mA	T _A = 25°C	1 CE V	0.31			
V		$I_{OL} = 1.9 \text{ mA}$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	1.65 V	0.35	V		
V_{OL}		1 00 mA	T _A = 25°C		0.31	V		
		$I_{OL} = 2.3 \text{ mA}$	$T_A = -40$ °C to +85°C	2.3 V	0.33			
		. 0.1 mΛ	$T_A = 25^{\circ}C$	2.3 V	0.44			
		$I_{OL} = 3.1 \text{ mA}$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		0.45			
	1 0.7 m A	T _A = 25°C		0.31				
		$I_{OL} = 2.7 \text{ mA}$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	3 V	0.33			
A or $\overline{\cap F}$	1 4 m A	$T_A = 25^{\circ}C$	3 V	0.44				
Id		$I_{OL} = 4 \text{ mA}$	$T_A = -40$ °C to +85°C		0.45			
	A or \overline{OE} $V_1 = GND$ to	V CND to 2 6 V	$T_A = 25^{\circ}C$	0 V to 3.6 V	0.1	μΑ		
I _I	A or OE input $V_I = GND \text{ to } 3.6 \text{ V}$		$T_A = -40$ °C to +85°C	0 V 10 3.6 V	0.5	μΑ		
1		V_{I} or $V_{O} = 0 \text{ V to } 3.6 \text{ V}$	$T_A = 25^{\circ}C$	0 V	0.2	μА		
l _{off}		V 01 VO = 0 V 10 3.0 V	$T_A = -40$ °C to +85°C	0 V	0.6	μΑ		
$\Delta I_{ m off}$		V_{I} or $V_{O} = 0 \text{ V}$ to 3.6 V	T _A = 25°C	0 V to 0.2 V	0.2	μΑ		
Δioff		V 01 V() = 0 V 10 3.0 V	$T_A = -40$ °C to +85°C	0 V 10 0.2 V	0.6	μΛ		
l _{oz}		V _O = V _{CC} or GND	T _A = 25°C	3.6 V	0.1	μΑ		
102		AO = ACC OL CLAD	$T_A = -40$ °C to +85°C	0.0 V	0.5	μΛ		
I _{CC}		$V_{\rm I}$ = GND or (V _{CC} to 3.6 V),	T _A = 25°C	0.8 V to 3.6 V	0.5	μΑ		
100		$\overline{OE} = GND, I_{\overline{O}} = 0$	$T_A = -40$ °C to +85°C	0.0 V 10 0.0 V	0.9	μΛ		
	A input		T _A = 25°C		40			
	Ailiput	$V_{I} = V_{CC} - 0.6 V^{(1)}$	$T_A = -40$ °C to +85°C	3.3 V	50			
Alaa	OE input	$I_{O} = 0$	T _A = 25°C	0.0 V	110	μΑ		
ΔiCC			$T_A = -40$ °C to +85°C		120	μΛ		
		$V_I = \text{GND to } 3.6 \text{ V},$ $\overline{\text{OE}} = V_{CC}^{(2)}$	$T_A = 25^{\circ}C$	0.8 V to 3.6 V	0			
	, iii iiipata	OE = V _{CC} (2)	$T_A = -40$ °C to +85°C	0.0 V 10 0.0 V	0			
Cı		$V_I = V_{CC}$ or GND, $T_A = 25$ °C		0 V	1.5	рF		
				3.6 V	1.5	ν.		
Co		$V_O = V_{CC}$ or GND, $T_A = 25^{\circ}C$,	3.6 V	3	pF		

 $[\]begin{array}{ll} \text{(1)} & \text{One input at $V_{CC} - 0.6$ V, other input at V_{CC} or GND} \\ \text{(2)} & \text{To show I_{CC} is very low when \overline{OE} is high and the inputs and outputs are disabled} \end{array}$



6.6 Switching Characteristics: $C_L = 5 pF$

over recommended operating free-air temperature range, $C_L = 5 pF$ (unless otherwise noted) (see Figure 2 and Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
			V _{CC} = 0.8 V	T _A = 25°C		17.1		
			V 10V 101V	T _A = 25°C	4.4	7.5	10.3	-
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40$ °C to +85°C	3.5		15.5	
			V 45V+04V	T _A = 25°C	3.3	5.4	6.9	
	Α		$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40$ °C to +85°C	2.3		10.3	
t _{pd}		Υ	V _{CC} = 1.8 V ± 0.15 V	$T_A = 25^{\circ}C$	2.6	4.4	5.8	ns
			V _{CC} = 1.6 V ± 0.15 V	$T_A = -40$ °C to +85°C	1.8		8.3	
			V 25V + 0.0V	T _A = 25°C	1.9	3.3	4.3	
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = -40$ °C to +85°C	1.3		5.8	
				$T_A = 25^{\circ}C$	1.6	2.7	3.6	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40$ °C to +85°C	1		4.7	
			$V_{CC} = 0.8 \text{ V}$	$T_A = 25^{\circ}C$		16.5		
		Y	V _{CC} = 1.2 V ± 0.1 V	$T_A = 25^{\circ}C$	4.5	8.1	13.4	ns
			V _{CC} = 1.2 V ± 0.1 V	$T_A = -40$ °C to +85°C	3		18.6	
			V _{CC} = 1.5 V ± 0.1 V	T _A = 25°C	3.8	5.7	8.4	
			VCC = 1.5 V ± 0.1 V	$T_A = -40$ °C to +85°C	2.8		12.2	
t _{en}	ŌĒ		V _{CC} = 1.8 V ± 0.15 V	$T_A = 25^{\circ}C$	3.1	4.5	6.3	
			V _{CC} = 1.0 V ± 0.13 V	$T_A = -40$ °C to +85°C	2.3		9.7	
			V _{CC} = 2.5 V ± 0.2 V	T _A = 25°C	2.4	3.2	4.1	
				$T_A = -40$ °C to +85°C	1.8		6.6	
			V 00V 100V	$T_A = 25^{\circ}C$	2.1	2.7	3.3	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40$ °C to +85°C	1.5		5.6	
			$V_{CC} = 0.8 \text{ V}$	T _A = 25°C		9		
			V _{CC} = 1.2 V ± 0.1 V	$T_A = 25^{\circ}C$	2.6	2.6	4.7	
			V _{CC} = 1.2 V ± 0.1 V	$T_A = -40$ °C to +85°C	2.2		8.4	
			V 15V±01V	$T_A = 25^{\circ}C$	2	2.8	3.2	
			$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40$ °C to +85°C	1.7		5.9	
t _{dis}	ŌĒ	Y	V 10V 1015V	$T_A = 25^{\circ}C$	1.8	2.5	3.1	ns
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	1.6		5.5	
			V 25V 100V	T _A = 25°C	1.3	1.9	2.1	
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = -40$ °C to +85°C	1.1		4	
			V 22V+02V	T _A = 25°C	1.6	2.4	2.9	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40$ °C to +85°C	1.4		4.1	



6.7 Switching Characteristics: $C_L = 10 pF$

over recommended operating free-air temperature range, $C_L = 10 \text{ pF}$ (unless otherwise noted) (see Figure 2 and Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	NDITIONS	MIN	TYP	мах	UNIT
			V _{CC} = 0.8 V	T _A = 25°C		19.5		
			V 10V 101V	T _A = 25°C	5.4	8.6	11.5	=
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40$ °C to +85°C	4.4		17.3	
			V 45V+04V	T _A = 25°C	4	6.2	7.7	
			$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40$ °C to +85°C	3		11.3	
t _{pd}	Α	Υ	V _{CC} = 1.8 V ± 0.15 V	T _A = 25°C	3.3	5.1	6.5	ns
			V _{CC} = 1.0 V ± 0.15 V	$T_A = -40$ °C to +85°C	2.4		9.1	
			V 05V+00V	T _A = 25°C	2.5	3.8	4.9	
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = -40$ °C to +85°C	1.8		6.3	
				T _A = 25°C	2	3.2	4.1	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40$ °C to +85°C	1.5		5.2	
			$V_{CC} = 0.8 \text{ V}$	T _A = 25°C		18.7		
		Y	V _{CC} = 1.2 V ± 0.1 V	T _A = 25°C	5.1	8.9	14.4	ns
			V _{CC} = 1.2 V ± 0.1 V	$T_A = -40$ °C to +85°C	3.7		20.9	
			V _{CC} = 1.5 V ± 0.1 V	T _A = 25°C	4.3	6.3	9.1	
	ŌĒ			$T_A = -40$ °C to +85°C	3.3		13.7	
t _{en}			V _{CC} = 1.8 V ± 0.15 V	T _A = 25°C	3.6	5	6.8	
			V _{CC} = 1.8 V ± 0.13 V	$T_A = -40$ °C to +85°C	2.8		10.9	
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = 25^{\circ}C$	2.8	3.7	4.6	
				$T_A = -40$ °C to +85°C	2.2		7.7	
			V _{CC} = 3.3 V ± 0.3 V	T _A = 25°C	2.5	3.1	3.7	
				$T_A = -40$ °C to +85°C	1.9		6.3	
			$V_{CC} = 0.8 \text{ V}$	T _A = 25°C		9.7		
			V _{CC} = 1.2 V ± 0.1 V	$T_A = 25^{\circ}C$	4.1	5.3	6.6	
			V _{CC} = 1.2 V ± 0.1 V	$T_A = -40$ °C to +85°C	3.9		12.9	
			V _{CC} = 1.5 V ± 0.1 V	T _A = 25°C	2.4	3.7	4.6	
			V _{CC} = 1.5 V ± 0.1 V	$T_A = -40$ °C to +85°C	2.1		9.6	
t_{dis}	ŌĒ	Υ	V 10V 1015V	T _A = 25°C	2.7	3.6	3.9	ns
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = -40$ °C to +85°C	2.4		10.1	
			V _{CC} = 2.5 V ± 0.2 V	T _A = 25°C	1.7	2.5	2.8	
				$T_A = -40$ °C to +85°C	1.5		7.3	
			V 22V+02V	T _A = 25°C	2.5	3.2	3.8	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	2.2		9.1	1

Submit Documentation Feedback



6.8 Switching Characteristics: $C_L = 15 pF$

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 2 and Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
			V _{CC} = 0.8 V	T _A = 25°C		22.4		
			V 10V + 0.1 V	T _A = 25°C	6.4	9.7	12.9	İ
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40$ °C to +85°C	5.4		19.8	
			$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	T _A = 25°C	4.8	7.1	8.7	7
				$T_A = -40$ °C to +85°C	3.8		13.3	
t _{pd}	Α	Υ	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = 25^{\circ}C$	3.9	5.8	7.2	ns
			V _{CC} = 1.0 V ± 0.15 V	$T_A = -40$ °C to +85°C	3.1		10.8	
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	T _A = 25°C	2.9	4.4	5.4	
			VCC = 2.3 V ± 0.2 V	$T_A = -40$ °C to +85°C	2.3		7.6	
			V _{CC} = 3.3 V ± 0.3 V	T _A = 25°C	2.4	3.6	4.5	
				$T_A = -40$ °C to +85°C	1.9		6.1	
			$V_{CC} = 0.8 \text{ V}$	T _A = 25°C		23.3		
		Y	V _{CC} = 1.2 V ± 0.1 V	$T_A = 25^{\circ}C$	6	10.1	15.8	ns
			VCC = 1.2 V ± 0.1 V	$T_A = -40$ °C to +85°C	4.6		22.9	
			$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	T _A = 25°C	4.9	7	9.9	
				$T_A = -40$ °C to +85°C	3.9		15	
t _{en}	ŌĒ		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	T _A = 25°C	4	5.5	7.5	
			v _{CC} = 1.0 v ± 0.13 v	$T_A = -40$ °C to +85°C	3.3		12.1	
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = 25^{\circ}C$	3.2	4	4.9	
				$T_A = -40$ °C to +85°C	2.6		8.6	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = 25^{\circ}C$	2.8	3.4	4	
				$T_A = -40$ °C to +85°C	2.2		7	
			$V_{CC} = 0.8 \text{ V}$	T _A = 25°C		11.1		
			V _{CC} = 1.2 V ± 0.1 V	T _A = 25°C	4.1	5.3	5.8	
			V _{CC} = 1.2 V ± 0.1 V	$T_A = -40$ °C to +85°C	3		14	
			$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$T_A = 25^{\circ}C$	2.7	4	5.5	
			V _{CC} = 1.5 V ± 0.1 V	$T_A = -40$ °C to +85°C	2.4		10.1	
t_{dis}	ŌĒ	Y	V 10V 1015 V	$T_A = 25^{\circ}C$	3.1	4.5	5.4	ns
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = -40$ °C to +85°C	2.9		10.9	
			V 25V+02V	T _A = 25°C	2.4	3	3.2	
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = -40$ °C to +85°C	1.6		7.9	
			V 22V±02V	T _A = 25°C	3.3	4.7	5.4	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	3		10	



6.9 Switching Characteristics: $C_L = 30 pF$

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ (unless otherwise noted) (see Figure 2 and Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	TEST CONDITIONS			мах	UNIT
			V _{CC} = 0.8 V	T _A = 25°C		29		
			V 10V 101V	T _A = 25°C	8.9	12.6	16.1	
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40$ °C to +85°C	7.3		25.7	
			V 45V 04V	T _A = 25°C	6.8	9.2	11	
			$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40$ °C to +85°C	5.5		17.1	
t_{pd}	Α	Υ	V 40V 045V	T _A = 25°C	5.5	7.6	9.2	ns
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = -40$ °C to +85°C	4.5		13.8	
			V 05V 00V	T _A = 25°C	4.2	5.7	6.8	
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$T_A = -40$ °C to +85°C	3.5		9.7	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	T _A = 25°C	3.5	4.7	5.7	
				$T_A = -40$ °C to +85°C	2.3		7.8	
			V _{CC} = 0.8 V	T _A = 25°C		30.9		
		Y		T _A = 25°C	8.2	12.6	18.5	ns
			$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$T_A = -40$ °C to +85°C	6.8		27.4	
			$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	T _A = 25°C	6.6	8.8	11.8	
				$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	5.6		18	
t _{en}	ŌĒ		V _{CC} = 1.8 V ± 0.15 V	T _A = 25°C	5.5	7.1	9.1	
			V _{CC} = 1.6 V ± 0.15 V	$T_A = -40$ °C to +85°C	4.7		14.2	
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	T _A = 25°C	4.4	5.3	6.2	
				$T_A = -40$ °C to +85°C	4.8		14.8	
			V _{CC} = 3.3 V ± 0.3 V	T _A = 25°C	3.9	4.5	5.1	
				$T_A = -40$ °C to +85°C	3.8		10.2	
			$V_{CC} = 0.8 \text{ V}$	T _A = 25°C		14		
			V _{CC} = 1.2 V ± 0.1 V	T _A = 25°C	5	6.2	7.4	
			V _{CC} = 1.2 V ± 0.1 V	$T_A = -40$ °C to +85°C	3.1		8.2	
			V _{CC} = 1.5 V ± 0.1 V	T _A = 25°C	4.2	5.7	7.7	
			V _{CC} = 1.5 V ± 0.1 V	$T_A = -40$ °C to +85°C	3.9		10.8	ns
t _{dis}	ŌĒ	Υ	V 10V 1015V	T _A = 25°C	5.1	7.2	9	
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$T_A = -40$ °C to +85°C	4.9		11.7	
			V _{CC} = 2.5 V ± 0.2 V	T _A = 25°C	4.3	5.3	5.9	
				$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	4.1		9.1	
			V 00V 00V	T _A = 25°C	7.4	8.3	9.4	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$T_A = -40$ °C to +85°C	4.3		11.6	

Submit Documentation Feedback




6.10 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{cc}	TYP	UNIT
			0.8 V	4		
				1.2 V ± 0.1 V	3.9	
		Outputs enabled		1.5 V ± 0.1 V	3.9	
				1.8 V ± 0.15 V	3.9	
			f = 10 MHz	2.5 V ± 0.2 V	4	
_	Dawar discination conscitance			$3.3 \text{ V} \pm 0.3 \text{ V}$	4.2	pF
C _{pd}	Power dissipation capacitance			0.8 V	0	
				1.2 V ± 0.1 V	0	
		Outroute dischlord		1.5 V ± 0.1 V	0	
		Outputs disabled		1.8 V ± 0.15 V	0	
				2.5 V ± 0.2 V	0	
				$3.3 \text{ V} \pm 0.3 \text{ V}$	0	

6.11 Typical Characteristics




Copyright © 2005–2017, Texas Instruments Incorporated

Submit Documentation Feedback




7 Parameter Measurement Information

7.1 Propagation Delays, Setup and Hold Times, and Pulse Width



LOAD CIRCUIT

	V _{CC} = 0.8 V	V _{cc} = 1.2 V ± 0.1 V	V _{cc} = 1.5 V ± 0.1 V	V _{cc} = 1.8 V ± 0.15 V	V_{CC} = 2.5 V \pm 0.2 V	V _{CC} = 3.3 V ± 0.3 V
C _L	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _M	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{cc} /2
V _I	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{cc}



NOTES: A. C_L includes probe and jig capacitance.


- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Ω} = 50 Ω , t_{r}/t_{r} = 3 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .
- E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

Submit Documentation Feedback




7.2 Enable and Disable Times



TEST	S1
t _{PLZ} /t _{PZL}	2 × V _{CC}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

	V _{CC} = 0.8 V	V _{cc} = 1.2 V ± 0.1 V	V _{cc} = 1.5 V ± 0.1 V	V _{cc} = 1.8 V ± 0.15 V	V _{cc} = 2.5 V ± 0.2 V	V _{cc} = 3.3 V ± 0.3 V
C _L	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _M	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{cc} /2
V _I	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{cc}
V _∆	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_t/t_f = 3$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\rm PLZ}$ and $t_{\rm PHZ}$ are the same as $t_{\rm dis}$.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The SN74AUP1G240 device contains one inverter gate device with active low output enable control and performs the Boolean function $Y = \overline{A}$. This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device, which prevents damage to the device. To assure the high-impedance state during power up or power down, \overline{OE} must be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

8.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

8.3 Feature Description

8.3.1 Balanced 3-State High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid thermal runaway and damage due to over-current. The electrical and thermal limits defined the in the *Absolute Maximum Ratings* table must be followed at all times.

3-State outputs can be put into a high-impedance mode, in which the device will neither source nor sink current.

8.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modelled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics* table. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings* table, and the maximum input leakage current, given in the *Electrical Characteristics* table, using ohm's law $(R = V \div I)$.

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in the *Recommended Operating Conditions* table to avoid excessive currents and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be utilized to condition the input signal prior to the standard CMOS input.

Submit Documentation Feedback



Feature Description (continued)

8.3.3 Clamp Diodes

The inputs and outputs to this device have negative clamping diodes.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 5. Electrical Placement of Clamping Diodes for Each Input and Output

8.3.4 Partial Power Down (I_{off})

The inputs and outputs for this device enter a high impedance state when the supply voltage is 0 V. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the *Electrical Characteristics* table.

8.3.5 Over-Voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Absolute Maximum Ratings* table.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74AUP1G240 device.

Table 1. Function Table

INPL	JTS	OUTPUT
ŌĒ	Α	Υ
L	Н	L
L	L	Н
Н	X ⁽¹⁾	Z

(1) Floating inputs allowed.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family assures a very low static and dynamic power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity. It has a small amount of hysteresis built in allowing for slower or noisy input signals.

The lowered drive produces slower edges and prevents overshoot and undershoot on the outputs. The AUP family of single gate logic makes excellent translators for the new lower voltage microprocessors that typically are powered from 0.8 V to 1.2 V. They can drop the voltage of peripheral drivers and accessories that are still powered by 3.3 V to the lower voltage levels.

The SN74AUP1G240 is essentially an inverter that can be placed into a high-impedance state. In this application, the output is forced to V_{CC} when the SN74AUP1G240's output is disabled, and when the output is enabled, the device performs the function $Y = \overline{A}$.

9.2 Typical Application




Figure 6. Simplified Application Schematic

9.2.1 Design Requirements

SN74AUP1G240 uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits.

Pull-up resistor selection is based on leakage current into the Peripheral's input (I_I) and the high-impedance output of the SN74AUP1G240 (I_{OZ}) . See the next section for equations for pull-up resistor (R) selection.

9.2.2 Detailed Design Procedure

- 1. Recommended Supply Conditions
 - A bypass capacitor should be connected between V_{CC} and ground of the device. See Power Supply Recommendations section for more details.
- 2. Recommended Input Conditions
 - Rise time and fall time specifications. See $(\Delta t/\Delta V)$ in the *Recommended Operating Conditions* table
 - Specified high and low levels. See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table
 - Inputs are overvoltage tolerant allowing them to go as high as V_{I(max)} at any valid V_{CC}, as specified in the
 Absolute Maximum Ratings table
- 3. Recommended Output Conditions

Submit Documentation Feedback



Typical Application (continued)

- Load currents should not exceed the continuous output current maximum rating. See (I_O) in the Absolute
 Maximum Ratings table
- Outputs should not be pulled above the voltage range applied to any output in the high-impedance or power-off state maximum rating. See (V_O) in the Absolute Maximum Ratings table
- Pull-up resistor (R) selection depends on three primary factors: desired output high voltage (V_{OH}), which is directly related to total leakage current into the SN74AUP1G240 and the peripheral device's input (I_L), desired 0 to 90% rising edge time (t_r), which is directly related to the parasitic line capacitance (C_P), and the maximum current during low output (I_{OL}), which is directly related to the supply value. These three equations govern pull-up resistor selection:
 - $R \le (V_{CC} V_{OH}) / I_L$
 - R ≤ $t_r / (2.3 \times C_P)$
 - R ≥ $V_{CC} / I_{OL(max)}$

9.2.3 Application Curve




Figure 7. Excellent Signal Integrity

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table.

The V_{CC} pin must have a good bypass capacitor to prevent power disturbance. A $0.1-\mu F$ capacitor is recommended, and it is ok to parallel multiple bypass caps to reject different frequencies of noise. $0.1-\mu F$ and $1-\mu F$ capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.



11 Layout

11.1 Layout Guidelines

Even low data rate digital signals can contain high-frequency signal components due to fast edge rates. When a printed-circuit board (PCB) trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 8 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

An example layout is given in Figure 9 for the DPW (X2SON-5) package. This example layout includes a 0402 (metric) capacitor and uses the measurements found in the example board layout appended to this end of this datasheet. A via of diameter 0.1 mm (3.973 mil) is placed directly in the center of the device. This via can be used to trace out the center pin connection through another board layer, or it can be left out of the layout

11.2 Layout Example




Figure 8. Trace Example




Figure 9. Example Layout With DPW (X2SON-5) Package

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Implications of Slow or Floating CMOS Inputs Application Report
- Texas Instruments, Designing and Manufacturing with TI's X2SON Packages Application Report
- Texas Instruments, How to Select Little Logic Application Report
- · Texas Instruments, Introduction to Logic Application Report
- Texas Instruments, Understanding Schmitt Triggers Application Report
- Texas Instruments, Semiconductor Packing Material Electrostatic Discharge (ESD) Protection Application Report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

NanoStar, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 31-May-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP1G240DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 85	H40R	_
SIN/4AUF IG240DBVK	ACTIVE	301-23	DBV	<u> </u>	3000	Kuns & Green	NIPDAU	Level-1-200C-UNLIM	-40 10 65	H4UK	Samples
SN74AUP1G240DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	H40R	Samples
SN74AUP1G240DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HK5, HKF, HKR)	Samples
SN74AUP1G240DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HK5, HKR)	Samples
SN74AUP1G240DPWR	ACTIVE	X2SON	DPW	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CF	Samples
SN74AUP1G240DRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	НК	Samples
SN74AUP1G240DSFR	ACTIVE	SON	DSF	6	5000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	НК	Samples
SN74AUP1G240YFPR	NRND	DSBGA	YFP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		HKN	
SN74AUP1G240YZPR	ACTIVE	DSBGA	YZP	5	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HKN	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 31-May-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 20-Apr-2023


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G240DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G240DBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G240DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G240DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G240DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3
SN74AUP1G240DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP1G240DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP1G240YFPR	DSBGA	YFP	6	3000	178.0	9.2	0.89	1.29	0.62	4.0	8.0	Q1
SN74AUP1G240YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



www.ti.com 20-Apr-2023



*All dimensions are nominal

7 ili dilliciisions die nomina							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G240DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AUP1G240DBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
SN74AUP1G240DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1G240DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AUP1G240DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
SN74AUP1G240DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP1G240DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74AUP1G240YFPR	DSBGA	YFP	6	3000	220.0	220.0	35.0
SN74AUP1G240YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211218-3/D








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.






NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).






NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.






NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.
 Support pin may differ or may not be present.





NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4207181/G








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration MO-287, variation X2AAF.






NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated