





**SN74ACT574** SCAS537E - OCTOBER 1995 - REVISED MAY 2023

## SN74ACT574 Octal D-Type Edge-Triggered Flip-Flops With 3-State Outputs

### 1 Features

Texas

INSTRUMENTS


- Operation of 4.5-V to 5.5-V V<sub>CC</sub>
- Inputs accept voltages to 5.5 V
- Max  $t_{pd}$  of 9 ns at 5 V
- Inputs are TTL-Voltage compatible

### 2 Description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Package Information						
PART NUMBER	PACKAGE <sup>1</sup>	BODY SIZE (NOM)				
	DB (SSOP, 20)	7.50 mm × 5.30 mm				
	DW (SOIC, 20)	12.80 mm × 7.50 mm				
SN74ACT574	N (PDIP, 20)	25.40 mm × 6.35 mm				
	NS (SOP, 20)	12.6 mm × 5.3 mm				
	PW (TSSOP, 20)	6.50 mm × 4.40 mm				

1. For all available packages, see the orderable addendum at the end of the data sheet.



To Seven Other Channels Figure 2-1. Logic Diagram (Positive Logic)





## **Table of Contents**

1 Features	1
2 Description	1
3 Revision History	
4 Pin Configuration and Functions	3
5 Specifications	
5.1 Absolute Maximum Ratings	4
5.2 Recommended Operating Conditions	4
5.3 Thermal Information	4
5.4 Electrical Characteristics	5

5.5 Timing Requirements	6
5.6 Switching Characteristics	
5.7 Operating Characteristics	
6 Parameter Measurement Information	7
7 Detailed Description	8
7.1 Overview	8
7.2 Functional Block Diagram	8
7.3 Device Functional Modes	8

### **3 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision	D (November 2002	) to Revision E (May 2023)	Page

<ul> <li>Added Package Information table, Pin Functions table, and Thermal Information table</li> </ul>		1
---	--	---



### **4** Pin Configuration and Functions

	_			
OE [	1	U	20	v <sub>cc</sub>
1D 🛛	2		19	] 1Q
2D 🛛	3		18	] 2Q
3D 🛛	4		17	] 3Q
4D 🛛	5		16	] 4Q
5D 🛛	6		15	] 5Q
6D 🛛	7		14	] 6Q
7D 🛛	8		13	] 7Q
8D 🛛	9		12	8Q
GND	10		11	CLK

### Figure 4-1. SN74ACT574 DB, DW, N, NS, or PW Package (Top View)

#### Table 4-1. Pin Functions

PIN		I/O	DESCRIPTION		
NAME	NO.		DESCRIPTION		
ŌĒ	1	Input	Output enable for all channels, active low		
D1	2	Input	Input for channel 1		
D2	3	Input	Input for channel 2		
D3	4	Input	Input for channel 3		
D4	5	Input	Input for channel 4		
D5	6	Input	Input for channel 5		
D6	7	Input	Input for channel 6		
D7	8	Input	Input for channel 7		
D8	9	Input	Input for channel 8		
GND	10	_	Ground		
CLK	11	Input	Clock input for all channels, rising edge triggered		
Q8	12	Output	Output for channel 8		
Q7	13	Output	Output for channel 7		
Q6	14	Output	Output for channel 6		
Q5	15	Output	Output for channel 5		
Q4	16	Output	Output for channel 4		
Q3	17	Output	Output for channel 3		
Q2	18	Output	Output for channel 2		
Q1	19	Output	Output for channel 1		
V <sub>CC</sub>	20	—	Postive supply		



# 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>2</sup>	Input voltage range		-0.5	V <sub>CC</sub> + 0.5	V
$V_0^2$	Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	$(V_{I} < 0 \text{ or } V_{I} > V_{CC})$		±20	mA
I <sub>OK</sub>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
I <sub>O</sub>	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±50	mA
	Continuous current through $V_{CC}$ or GND	·		±200	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

### 5.2 Recommended Operating Conditions

See<sup>Note 1</sup>

		SN74ACT574		UNIT
		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	V <sub>CC</sub>	V
Vo	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 5.3 Thermal Information

		SN74ACT574					
	THERMAL METRIC <sup>(1)</sup>	DB	DW	N	NS	PW	UNIT
		20 PINS					
$R_{\theta J A}$	Junction-to-ambient thermal resistance	70	58	69	60	83	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



### **5.4 Electrical Characteristics**

PARAMETER			T <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C SN74ACT574	Г574		
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	ТҮР	MAX	MIN	MAX	UNIT
	I <sub>OH</sub> = –50 μA	4.5 V	4.4	4.49		4.4		
	10H – –30 hA	5.5 V	5.4	5.49		5.4		
N/	L = 24 mA	4.5 V	3.86			3.76		V
V <sub>OH</sub>	$I_{OH} = -24 \text{ mA}$	5.5 V	4.86			4.76		v
	$I_{OH} = -50 \text{ mA}^1$	5.5 V						
	$I_{OH} = -75 \text{ mA}^1$	5.5 V				3.85		
	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	v
		5.5 V			0.1		0.1	
N/	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.44	
V <sub>OL</sub>		5.5 V			0.36		0.44	v
	$I_{OL} = 50 \text{ mA}^1$	5.5 V						
	$I_{OL} = 75 \text{ mA}^1$	5.5 V					1.65	
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±2.5	μA
l <sub>l</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	μA
I <sub>CC</sub>	$V_{\rm I} = V_{\rm CC}$ or GND, $I_{\rm O} = 0$	5.5 V			4		40	μA
$\Delta I_{CC}^{2}$	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.6			1.5	mA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5				pF

over recommended operating free-air temperature range (unless otherwise noted)

(1) Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

(2) This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.



### 5.5 Timing Requirements

over recommended operating free-air temperature range,  $V_{CC} = 5 V \pm 0.5 V$  (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

	PARAMETER		T <sub>A</sub> = 25°C		SN74ACT574	
	FARAWETER	MIN	MAX	MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency		100		85	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	3		4		ns
t <sub>su</sub>	Setup time, data before CLK↑	2.5		2.5		ns
t <sub>h</sub>	Hold time, data after CLK↑	1		1		ns

### **5.6 Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)


PARAMETER	FROM	TO (OUTPUT)	T <sub>A</sub>		SN74AC	T574	UNIT		
	(INPUT)		MIN	TYP	MAX	MIN	MAX	UNIT	
f <sub>max</sub>			100	110		85		MHz	
+	CLK			2.5	7	11	2	12	20
t <sub>pd</sub> CLK	Q	2	6.5	10	1.5	11	ns		
+	ŌĒ	0	2	6.4	9.5	1.5	10	20	
t <sub>PHL</sub>	UE	OE Q	2	6	9	1.5	10	ns	
t <sub>t</sub>	OE	Q	2	7	10.5	1.5	11.5	25	
	UE		L Q	Q	2	5.5	8.5	1.5	9

### **5.7 Operating Characteristics**

 $V_{CC}$  = 5 V,  $T_{A}$  = 25°C

	PARAMETER	TEST CONDITIONS	ТҮР	UNIT
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 1 MHz	40	pF





**6** Parameter Measurement Information

- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
    C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>Q</sub> = 50 Ω, t ≤ 2.5 ns, t ≤ 2.5 ns.
  - D. The outputs are measured one at a time with one input transition per measurement.

#### Figure 6-1. Load Circuit and Voltage Waveforms



### 7 Detailed Description

### 7.1 Overview


The eight flip-flops of the 'ACT574 devices are D-type edge-triggered flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines in a bus-organized system without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 7.2 Functional Block Diagram



To Seven Other Channels

Figure 7-1. Logic Diagram (Positive Logic)

#### 7.3 Device Functional Modes

	INPUTS	Ουτρυτ Q			
ŌĒ	CLK	D			
L	↑ (	Н	н		
L	↑ (	L	L		
L	H or L	Х	Q <sub>0</sub>		
Н	Х	Х	Z		



#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	•		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74ACT574DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD574	Samples
SN74ACT574DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT574	Samples
SN74ACT574N	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74ACT574N	Samples
SN74ACT574NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT574	Samples
SN74ACT574PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AD574	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

## PACKAGE OPTION ADDENDUM

11-May-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

\*All dimensions are nominal

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ACT574DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ACT574DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ACT574NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74ACT574PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

12-May-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ACT574DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74ACT574DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ACT574NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74ACT574PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

12-May-2023

### TUBE



### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ACT574N	N	PDIP	20	20	506	13.97	11230	4.32


# **PW0020A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




## PW0020A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **DB0020A**



# **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.




# DB0020A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0020A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



## **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated