#### SN74CBTD16210 **20-BIT FET BUS SWITCH** WITH LEVEL SHIFTING SCDS049H - MARCH 1998 - REVISED JULY 2002

<ul> <li>Member of Texas Instruments Widebus<sup>™</sup></li> <li>Family</li> </ul>	DGG, DGV, OR DL PACKAGE (TOP VIEW)
<ul> <li>5-Ω Switch Connection Between Two Ports</li> </ul>	
TTL-Compatible Input Levels	NC [] 1 48 [] 1OE 1A1 [] 2 47 [] 2OE
<ul> <li>Designed to Be Used in Level-Shifting</li> </ul>	1A2 3 46 1B1
Applications	1A3 4 45 1B2
	1A4 🛛 5 44 🗍 1B3
description/ordering information	1A5 🛛 6 43 🗍 1B4
The SN74CBTD16210 provides 20 bits of	1A6 🛛 7 42 🗍 1B5
high-speed TTL-compatible bus switching. The	GND 🛛 8 41 🛛 GND
low on-state resistance of the switch allows	1A7 🛛 9 40 🖉 1B6
connections to be made with minimal propagation	1A8   10 39   1B7
delay. A diode to $V_{CC}$ is integrated in the circuit to	
allow for level shifting from 5-V signals at the	1A10 12 37 1B9
device inputs to 3.3-V signals at the device	
outputs.	2A2 14 35 2B1
The device is organized as a dual 10-bit bus	V <sub>CC</sub> 15 34 2B2
	2A3 🛛 16 🛛 33 🗖 2B3

switch with separate output-enable ( $\overline{OE}$ ) inputs. It can be used as two 10-bit bus switches or as one 20-bit bus switch. When  $\overline{OE}$  is low, the associated 10-bit bus switch is on, and port A is connected to port B. When OE is high, the switch is open, and the high-impedance state exists between the ports.

NC	1	$\mathbf{\circ}$	48	] 10E
1A1	2		47	] 2 <u>0</u> E
1A2	3		46	] 1B1
1A3	4		45	] 1B2
1A4	5		44	] 1B3
1A5	6		43	] 1B4
1A6	7		42	] 1B5
GND	8		41	GND
1A7	9		40	1B6
1A8	10		39	1B7
1A9	11			1B8
1A10	12			1B9
2A1	13			<b>1</b> B10
2A2	14			2B1
V <sub>CC</sub>	15			2B2
2A3	16			2B3
GND				GND
2A4	18			2B4
2A5	19		30	2B5
2A6	20		29	2B6
2A7	21		28	2B7
2A8	22		27	2B8
2A9	23		26	2B9
2A10	24		25	2B10
				•

NC - No internal connection

#### **ORDERING INFORMATION**

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	SSOP – DL	Tube SN74CBTD16210DL		CBTD16210		
-40°C to 85°C	550P - DL	Tape and reel	SN74CBTD16210DLR	CBIDI0210		
-40 C 10 85 C	TSSOP – DGG Tape and reel SN74CBTE		SN74CBTD16210DGGR	CBTD16210		
	TVSOP – DGV	Tape and reel	SN74CBTD16210DGVR	CYD210		

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE									
(each 10-bit bus switch)									
INPUT									

INPUT OE	FUNCTION
L	A port = B port
Н	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

### SN74CBTD16210 20-BIT FET BUS SWITCH WITH LEVEL SHIFTING SCDS049H – MARCH 1998 – REVISED JULY 2002

### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Continuous channel current	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Package thermal impedance, $\theta_{JA}$ (see Note 2):	DGG package
	DGV package 58°C/W
	DL package 63°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
ТĄ	Operating free-air temperature	-40	85	°C

In applications with fast edge rates, multiple outputs switching, and operating at high frequencies, the output may have little or no level-shifting effect.

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



## SN74CBTD16210 20-BIT FET BUS SWITCH WITH LEVEL SHIFTING

SCDS049H - MARCH 1998 - REVISED JULY 2002

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER		TEST CONDIT	MIN	түр†	MAX	UNIT	
VIK		$V_{CC} = 4.5 V,$	lj = -18 mA				-1.2	V
VOH		See Figure 2						
1.		$V_{CC} = 0 V,$	VI = 5.5 V				10	
łı	V <sub>CC</sub> = 5.5 V,		$V_{I} = 5.5 V \text{ or GND}$				±1	μA
ICC		V <sub>CC</sub> = 5.5 V,	IO = 0,	$V_I = V_{CC}$ or GND			1.5	mA
$\Delta I_{CC}^{\ddagger}$	Control inputs	$V_{CC} = 5.5 V,$	One input at 3.4 V,	Other inputs at $V_{CC}$ or GND			2.5	mA
с <sub>і</sub>	Control inputs	$V_{I} = 3 V \text{ or } 0$				4.5		pF
C <sub>io(OFF)</sub>		$V_{O} = 3 V \text{ or } 0,$	$\overline{OE} = V_{CC}$			5.5		pF
			$V_{I} = 0$	l <sub>l</sub> = 64 mA		5	7	
r <sub>on</sub> §		V <sub>CC</sub> = 4.5 V	vi-0	lj = 30 mA		5	7	Ω
			V <sub>I</sub> = 2.4 V,	lj = 15 mA		35	50	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
t <sub>pd</sub> ¶	A or B	B or A		0.25	ns
t <sub>en</sub>	OE	A or B	1.5	9.8	ns
<sup>t</sup> dis	OE	A or B	1.5	8.9	ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



## SN74CBTD16210 **20-BIT FET BUS SWITCH** WITH LEVEL SHIFTING

SCDS049H - MARCH 1998 - REVISED JULY 2002



#### PARAMETER MEASUREMENT INFORMATION


NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns. t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

#### Figure 1. Load Circuit and Voltage Waveforms





### **TYPICAL CHARACTERISTICS**





### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74CBTD16210DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTD16210	Samples
SN74CBTD16210DGVR	LIFEBUY	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CYD210	
SN74CBTD16210DL	LIFEBUY	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTD16210	
SN74CBTD16210DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTD16210	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBTD16210DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74CBTD16210DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74CBTD16210DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBTD16210DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74CBTD16210DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0
SN74CBTD16210DLR	SSOP	DL	48	1000	367.0	367.0	55.0

### TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

## TUBE




## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74CBTD16210DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153


14/16/20/56 Pins – MO-194



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




## **DGG0048A**

## DGG0048A

## **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## DGG0048A

## **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated