Chip Multilayer Ceramic Capacitors for Automotive GCM0335C1H910FA16_ (0201, C0G:EIA, 91pF, DC50V)

_: packaging code

Reference Sheet

1.Scope

This product specification is applied to Chip Multilayer Ceramic Capacitors used for Automotive Electronic equipment.

2.MURATA Part NO. System

(Ex.) GCM	03	3	5C	1H	910	F	A16	D
	(1)L/W Dimensions	(2)T Dimensions	(3)Temperature	(4)Rated	(5)Nominal	(6)Capacitance	(7)Murata's Control	(8)Packaging Code

3. Type & Dimensions



(Unit:mm)

1

(1)-1 L	(1)-2 W	(2) T	е	g
0.6±0.03	0.3±0.03	0.3±0.03	0.1 to 0.2	0.2 min.

4.Rated value

	Tillated Value					
	(3) Temperature Characteristics (Public STD Code):C0G(EIA) Temp. coeff Temp. Range or Cap. Change (Ref.Temp.)		(4) Rated	(5) Nominal	(6) Capacitance	Specifications and Test Methods
			Voltage	Capacitance	Tolerance	(Operating Temp. Range)
	0±30 ppm/°C	25 to 125 °C (25 °C)	DC 50 V	91 pF	±1 %	-55 to 125 °C

5.Package

J 40		
mark	(8) Packaging	Packaging Unit
D	φ180mm Reel PAPER W8P2	15000 pcs./Reel
W	φ180mm Reel PAPER W8P1	30000 pcs./Reel
J	φ330mm Reel PAPER W8P2	50000 pcs./Reel

Product specifications in this catalog are as of May.30,2018,and are subject to change or obsolescence without notice. Please consult the approval sheet before ordering.

Please read rating and !Cautions first.

_	1		1						
No	AFC-O20	00 Test Item	-	pecification.			AEC-Q200 Test M	lethod	
140	ALO-QZO	o rest item	Temperature Compensating Type	High Dielectric Type			ALO-Q200 Test IV	ictriod	
1	Pre-and Po Electrical T		, , ,	-					
2	High Temp	erature	The measured and observed charac	eteristics should satisfy the	Solder	the capacitor o	n the test substrate(glass epoxy board).	
	Exposure (Storage)	specifications in the following table.		Set the	capacitor for 1	000+/-12h at 150+/-	3℃.	
		Appearance	No marking defects		Set for	24+/-2h at rooi	m temperature, then	measure.	
		Capacitance	Within +/-2.5% or +/-0.25pF	Within +/-10.0%	-				
		Change	(Whichever is larger)		• Initi	al measuremen	t for high dielectric c	onstant type	
		Q or D.F.	30pFmin. : Q≧1000	R7/L8 W.V.: 25Vmin. : 0.03 max.	Perfori	n a heat treatm	ent at 150+0/-10 °Cf	or 1h and then sit	
			30pFmax.: Q ≧400+20C	W.V.: 16V/10V : 0.05 max.	for 24-	-/-2h at room te	mperature.Perform to	he initial measurement.	
			C: Nominal Capacitance(pF)	R9: 0.075max.					
		I.R.	5C/5G/R7/L8 : More than 10,000M S	or 500 Ω • F(Whichever is smaller)					
		25°C	R9 : More than 3000MΩ or 150Ω •F	(Whichever is smaller)					
3	Temperatu	re Cycling	The measured and observed charac	teristics should satisfy the	Solder	the capacitor o	n the test substrate(glass epoxy board).	
			specifications in the following table.		_		ording to the four he	eat treatments listed	
		Appearance	No marking defects			ollowing table.			
				T	Set for	24+/-2h at rooi	m temperature, then	measure.	
			Within +/-2.5% or +/-0.25pF	Within +/-10.0%	Step	Time (min)		eles	
		Change	(Whichever is larger)				1000 (for △ C/R7) -55°C+0/-3	300 (for 5G/L8/R9) -55°C+0/-3	
		Q or D.F.	30pFmin. : Q≧1000	R7/L8 W.V.: 25Vmin. : 0.03 max.	1 2	15+/-3	-55 C+0/-3 Room	-55 C+0/-3 Room	
		Q 01 D.Γ.	30pFmin. : Q≦ 1000 30pFmax.: Q ≧ 400+20C	W.V.: 16V/10V : 0.05 max.	3	15+/-3	125°C+3/-0	150°C+3/-0	
			C: Nominal Capacitance(pF)	R9: 0.075 max.	4	1	Room	Room	
			o. 140mmai Oapaollanoe(pi²)		• Initi	al measuremen	t for high dielectric c	onstant type	
							ent at 150+0/-10 °Cf	**	
		I.R.	More than 10,000MΩ or 500Ω · F						
		25°C	(Whichever is smaller)			for 24+/-2h at room temperature.Perform the initial measurement.			
4	Destructive		No defects or abnormalities		Per EIA-469.				
	Physical Ar	nalysis							
5	Moisture R	esistance	The measured and observed characteristics should satisfy the specifications in the following table.			Solder the capacitor on the test substrate(glass epoxy board).			
								nidity (80%RH to 98%RH)	
		Appearance	No marking defects		treatm	ent shown belov	w, 10 consecutive tin	nes.	
				1	Set for 24+/-2h at room temperature, then measure.				
			Within +/-3.0% or +/-0.30pF	Within +/-12.5%	Temperature Humidity Humidity $80-98\%$ Humidity $80-98\%$ Humidity $90-98\%$ Humidity $90\sim98\%$ $90\sim98\%$				
		Change	(Whichever is larger)						
		Q or D.F.	30pFmin. : Q≧350	R7/L8: W.V.: 35Vmin.: 0.03 max.	65 60				
			10pF and over, 30pF and below:	W.V.: 25Vmax. : 0.05 max.	55 50				
			Q≧275+5C/2	R9: 0.075max.	45				
			10pFmax.: Q ≧200+10C		40 35				
			C: Nominal Capacitance(pF)		30 25	7.			
					20 15		+10 - 2 °C		
		I.R.	5C/5G/R7/L8 : More than 10,000M \$,	10 5				
		25°C	R9 : More than 3000MΩ or 150Ω •F	(Whichever is smaller)	0 -5	Till Clair illeasure	silic .		
					-10		0== ===================================	Abauma	
						0 1 2 3 4 5	one cycle 2	4hours 	
							—— ► Ho	urs	
					• Initi	al measuremen	t for high dielectric c	onstant type	
					Perfor	n a heat treatm	ent at 150+0/-10 °Cf	or 1h and then sit	
					for 24-	-/-2h at room te	mperature.Perform t	he initial measurement.	
L									
6	Biased Hur	nidity	The measured and observed charac	teristics should satisfy the				glass epoxy board).	
			specifications in the following table.			_		(add 6.8kΩ resister)	
		Appearance	No marking defects				RH to 85%RH humidi		
				In the second se		-	current is less than		
			Within +/-3.0% or +/-0.30pF	Within +/-12.5%	Remov	re and set for 24	4+/-2n at room temp	erature, then measure.	
		Change	(Whichever is larger)	Dan o May office a con-		al manage	t fou biolo di -lt-'	anatant time	
		Q or D.F.	30pF and over: Q≧200	R7/L8 W.V.: 35Vmin.: 0.035 max.*			t for high dielectric c		
			30pF and below: Q≥100+10C/3	* GCM188L81H221 to 103 : 0.05 max.			ent at 150+0/-10 °Cf	or 1n and then sit he initial measurement.	
			C: Nominal Capacitance(pF)	W.V.: 25Vmax. : 0.05 max. R9 : 0.075max.	101 244	, <u>-</u> at 100111 le	mperature.i enoilli t	io initiai measalement.	
		I.R.	More than 1,000MΩ or 50Ω·F	110 . 0.0/ Jiliax.					
		1.n. 25°C	(Whichever is smaller)						
Ь	l	250	(vvincilevel is smallel)						

		Spi	ecification.	
lo AEC-Q2	00 Test Item	Temperature Compensating Type	High Dielectric Type	AEC-Q200 Test Method
7 Operational I	_ife	The measured and observed chara specifications in the following table	•	Solder the capacitor on the test substrate(glass epoxy board). Apply 200% of the rated voltage for 1000+/-12h at 125+/-3°C
	Appearance	No marking defects		(for ΔC/R7), 150+/-3°C(for 5G/L8/R9). The charge/discharge current is less than 50mA.
	Capacitance	Within +/-3.0% or +/-0.30pF	Within +/-12.5%	Set for 24+/-2h at room temperature, then measure.
	Change Q or D.F.	(Whichever is larger) 30pFmin.: Q≧350 10pF and over, 30pF and below: Q≧275+5C/2 10pFmax.: Q ≧200+10C C: Nominal Capacitance(pF)	R7/L8: W.V.: 35Vmin.: 0.035 max.* * GCM155R71H 562 to 223: 0.05 max. GCM188L81H221 to 103: 0.04 max. W.V.: 25Vmax.: 0.05 max. R9: 0.075max.	•Initial measurement for high dielectric constant type. Apply the test voltage at the max. operating temp. +/-3°C for 1h and then let sit for 24+/-2h at room temperature,then measure.
8 External Visu	I.R. 25°C	More than 1,000M Ω or 50 Ω +F (Whichever is smaller)		Visual inspection
9 Physical Dim		Within the specified dimensions		Using Measuring instrument of dimension.
	_	·		Ů,
O Resistance to Solvents	Appearance Capacitance	No marking defects Within the specified initial value.		Per MIL-STD-202 Method 215 Solvent 1 : 1 part (by volume) of isopropyl alcohol 3 parts (by volume) of mineral spirits
	Q or D.F.	Within the specified initial value.		Solvent 2 : Terpene defluxer Solvent 3 : 42 parts (by volume) of water 1 part (by volume) of propylene glycol monomethyl ether
	I.R. 25°C	More than $10,000M\Omega$ or $500\Omega \cdot F$ (Whichever is smaller)		1 part (by volume) of monoethanolamine
1 Mechanical	Appearance	No marking defects		Solder the capacitor on the test substrate(glass epoxy board).
Shock	Capacitance	Within the specified initial value.		Three shocks in each direction should be applied along 3 mutually perpendicular axes of the test specimen (18 shocks).
	Q or D.F.	Within the specified initial value.		The specified test pulse should be Half-sine and should have a duration :0.5ms, peak value:1500g and velocity change: 4.7m/s.
	I.R. 25°C	More than $10,000M\Omega$ or $500\Omega \cdot F$ (Whichever is smaller)		_
2 Vibration	Appearance	No defects or abnormalities		Solder the capacitor on the test substrate(glass epoxy board). The capacitor should be subjected to a simple harmonic motion having
	Capacitance	Within the specified initial value.		a total amplitude of 1.5mm, the frequency being varied uniformly between the approximate limits of 10 and 2000Hz.
	Q or D.F.	Within the specified initial value.		The frequency range, from 10 to 2000Hz and return to 10Hz, should be traversed in approximately 20 minutes.
	I.R. 25°C	More than 10,000M Ω or 500 Ω • F (Whichever is smaller)		This motion should be applied for 12 items in each 3 mutually perpendicular directions (total of 36 times).
3 Resistance to		The measured and observed chara specifications in the following table	•	Immerse the capacitor in Sn-3.0Ag-0.5Cu solder solution or an eutectic solder solution at 260+/-5°C for 10+/-1s.
Soldering He	Appearance	No marking defects	•	Set at room temperature for 24+/-2h, then measure.
	Capacitance	Within the specified initial value.		Initial measurement for high dielectric constant type Perform a heat treatment at 150+0/-10 °C for 1h and then set
	Q or D.F.	Within the specified initial value.		for 24+/-2h at room temperature. Perform the initial measurement.
	I.R. 25°C	More than $10,000M\Omega$ or $500\Omega \cdot F$ (Whichever is smaller)		

■AEC-Q200 Murata Standard Specification and Test Methods

No	ΔEC-02	00 Test Item		pecification.	AEC-Q200 Test Method
140	ALU-QZ	70 103t Itelli	Temperature Compensating Type	High Dielectric Type	VEO-ASON LEST INIGITION
14	Thermal Sh	ock	The measured and observed characterspecifications in the following table.	eristics should satisfy the	Solder the capacitor on the test substrate(glass epoxy board). Perform the 300 cycles according to the two heat treatments listed
		Appearance	No marking defects		in the following table(Maximum transfer time is 20s). Set for 24+/-2h at room temperature, then measure.
		Capacitance	Within +/-2.5% or +/-0.25pF	Within +/-10.0%	
		Change	(Whichever is larger)		Step 1 2 Temp. -55+0/-3 125+3/-0 (forΔC/R7) 150+3/-0 (for 5G/L8/R9) 150+3/-0 (for 5G/L8/R9)
		Q or D.F. 30pFmin. : Q≧1000 30pFmax.: Q≧400+20C C: Nominal Capacitance(pF)		R7/L8: W.V.: 25Vmin.: 0.03 max. W.V.: 16V/10V: 0.05 max. R9: 0.075max	Time 15+/-3 15+/-3 Initial measurement for high dielectric constant type
					Perform a heat treatment at 150+0/-10 °C for 1h and then set
		I.R.	More than $10,000M\Omega$ or $500\Omega \cdot F$	•	for 24+/-2h at room temperature.
		25°C	(Whichever is smaller)		Perform the initial measurement.
15	ESD	Appearance	No marking defects		Per AEC-Q200-002
		Capacitance	Within the specified initial value.		
		Q or D.F.	Within the specified initial value.		
		I.R.	More than $10,000M\Omega$ or $500\Omega \cdot F$		
		25°C	(Whichever is smaller)		
16	Solderabilit	y	95% of the terminations is to be solde	rea eveniy and continuousiy.	(a) Preheat at 155°C for 4h. After preheating, immerse the capacitor in a solution of rosin ethanol 25(mass)%. Immerse in Sn-3.0Ag-0.5Cu solder solution at 245+/-5°C or an eutectic solder solution at 235+/-5°C for 5+0/-0.5s.
					(b) should be placed into steam aging for 8h+/-15min. After preheating, immerse the capacitor in a solution of rosin ethanol 25(mass)%. Immerse in Sn-3.0Ag-0.5Cu solder solution at 245+/-5°C or an eutectic solder solution at 235+/-5°C for 5+0/-0.5s. (c) should be placed into steam aging for 8h+/-15min.
					After preheating, immerse the capacitor in a solution of rosin ethanol 25(mass)%. Immerse in Sn-3.0Ag-0.5Cu solder solution or an eutectic solder solution for 120+/-5s at 260+/-5°C.
17	Electrical	Appearance	No defects or abnormalities		Visual inspection.
	Chatacteri- zation	Capacitance	Shown in Rated value.		The capacitance/Q/D.F. should be measured at 25°C at the frequency and voltage shown in the table.
		Q or D.F.	30pFmin. : Q≥1000 30pFmax.: Q ≥400+20C C: Nominal Capacitance(pF)	R7/L8: W.V.: 25Vmin.: 0.025 max. W.V.: 16V/10V: 0.035 max. R9: 0.05max.	Char. Δ C,5G (more than 1000pF) 11000 pF and below) R7,R9,L8 (C≤10 μ F) Frequency 1.0+/-0.1MHz 1.0+/-0.1kHz Voltage 0.5 to 5.0Vrms 1.0+/-0.2Vrms
		I.R. 25°C	More than 100,000M Ω or 1000 Ω -F (Whichever is smaller)	More than $10,000M\Omega$ or $500\Omega \cdot F$ (Whichever is smaller)	The insulation resistance should be measured with a DC voltage not exceeding the rated voltage at 25°C and 125°C(for \(\Delta \C/R7 \)/ 150°C(for 5G/L8/R9) within 2 minutes of charging.
		I.R. 125°C	More than 10,000MΩ or 100Ω·F (Whichever is smaller)	More than 1,000MΩ or 10Ω•F (Whichever is smaller)	2.2.2 (a) containing management
		I.R. 150°C	More than 10,000MΩ or 100Ω•F (Whichever is smaller)	More than 100MΩ or 1Ω·F (Whichever is smaller)	
		Dielectric No failure Strength		1	No failure should be observed when 250% of the rated voltage is applied between the terminations for 1 to 5s, provided the charge/discharge current is less than 50mA.

Secretarion				C	acification			
Department Secretary Sec	No	AEC-Q200	Test Item		I	AEC-Q200 Test Method		
Capacitance Within x45 0% or x45 50F Or		:	T.		High Dielectric Type			
Capacitance Change Or D.F. Whither 4.5 0.0° or 4.0 0.5 F. Whith the special form of the form of th	18	Board Flex	Appearance	No marking defects				
Charge Within the specified initial value. Chip Limiter is Type) Chip Limiter is Type) Chip Limiter is Type) Chip Limiter is Type) Chip Limiters - 2.5mm rank - 20N Chip Limiters - 2.5mm rank - 20N Chip Brokers - 2.0mm rank - 2			Canacitance	Within +/-5 0% or +/-0 5pF	Within +/-10 0%			
Our O.F. Within the specified initial value. IT. After than 10,000MD or 5000 + F (Whichever is smaller) 19 Terminal Shongth Appearance Within the specified initial value. 19 Terminal Shongth Capacitance Within the specified initial value. 19 Terminal Shongth Capacitance Within the specified initial value. 19 Terminal Shongth Capacitance Within the specified initial value. 19 Terminal Shongth Capacitance Within the specified initial value. 19 Terminal Shongth Capacitance Within the specified initial value. 19 Terminal Shongth Capacitance Within the specified initial value. 19 Terminal Shongth Capacitance Within the specified initial value. 19 Terminal Shongth Capacitance Within the specified initial value. 19 Terminal Shongth Capacitance Within the specified initial value. 19 Terminal Shongth Capacitance Within the specified initial value. 19 Terminal Shongth Capacitance Within the specified initial value. 19 Terminal Shongth Capacitance Within the specified initial value. 10 The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the test glot 50. The apply 19 Tock in parallel with the s			· ·	· ·	17 101070	1		
Story Broad Section 1 Sect						,		
LR			Q or D.F.	Within the specified initial value).			
Record 10 10 10 10 10 10 10 1								
20°C Whichever is smaller					_			
Terminal Strongth Appearance No marking defects Solder the capacition on the test substanting face group Fig. 2 Consent time process Fig. 3 Co						GCM18 0.6 2.2 0.9		
100 100				(Willichever is smaller)				
Solder the capacitance in enter Frequency Freque								
Terminal Strength				Land b	- 44.5			
Pressure : 2 Oligin bit electric Type)					1 / 1			
13 Terminal Appearance No marking defects Solder the capacitor on the test substrate (glass epoxy board) those in Fig. 2 Chip Liminal value The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 3 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 3 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 3 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 3 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 3 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 3 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 3 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 3 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 3 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 3 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 3 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 3 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 3 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 3 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 4 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 4 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 4 The post of the capacitor on the test substrate (glass epoxy board) those in Fig. 4 The post of the capacitor on the test substrate (glass epoxy board) The post of the capacitor on the test substrate (glass epoxy board) The post of the capacitor on the test substrate (glass epoxy board) The post of the capacitor of								
1100 12 Terminal Strength Appearance No marking defects Strength Appearance Capacitance Within the specified initial value. The apply 18N force in parallel with the test ji for 60s. The					7			
Terminal Strength Appearance No marking defects Solder the capacitor on the test substrats(glass epoxy board) shown in Fig.3. Solder the capacitor on the test substrats(glass epoxy board) shown in Fig.3. Then apply 18N* force in parallel with the test jig for 60s. The soldering should be done either with an ion or using the reflow method and should be concluded with care so that the soldering is uniform and five of defects such as heat shock								
Fig. 1. CGMG9/15:0.8mm) Fig. 2. Capacitance No marking defects Strength Appearance No marking defects Capacitance Within the specified initial value. Then apply 18N force in parallel with the test jig for 60s. Then apply 18N force on parallel with the test jig for 60s. The soldering about do bene either with an iron or using the reflow method and should be conducted with care so that the soldering is uniform and free of defects such as healt shock. **2N(CGM03/15)* **10				100	- -	Capacitance meter (High Dielectric Type)		
Fig. 2 Solder the capacitor on the test substrate (glass epoxy board)				Fia		- 43 - 43 (Temperature		
Strength Capacitance Within the specified initial value. Or D.F. Within the specified initial value. I.R. Bore than 10,000MΩ or 500Ω · F (Whichever is smaller) Destruction value should be exceed following one. Chip L dimension : 2.5mm max. > Chip thickness = 0.5mm rank : 8N Chip thickness = 0.5mm rank : 5N Chip thickness ≥ 0.5mm rank : 25N Chip thickness ≥ 1.25mm rank : 54.5N Chip thickness ≥ 1.25mm rank : 54.5N Chip thickness ≥ 1.25mm rank : 54.5N The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The soldering should be donducted with care so that the soldering is uniform method and should care so that the soldering is uniform method and should care so that the soldering is uniform method and should care so that the soldering is uniform method and should care so that the soldering is uniform method and should care so that the soldering is uniform method and should care so that the soldering is uniform and read of defects such as heat shock **2N(GCM03/15)* **Solder resist* **Baked electrode or Copper for il **In fig. 4. **Apply a force. **Chip L dimension : 3.2mm min. > **Ch				Fig.	(GONIOS/13.0.611111)	Fig. 2 Compensating Type)		
Strength Capacitance Within the specified initial value. Or D.F. Within the specified initial value. I.R. Bore than 10,000MΩ or 500Ω · F (Whichever is smaller) Destruction value should be exceed following one. Chip L dimension : 2.5mm max. > Chip thickness = 0.5mm rank : 8N Chip thickness = 0.5mm rank : 5N Chip thickness ≥ 0.5mm rank : 25N Chip thickness ≥ 1.25mm rank : 54.5N Chip thickness ≥ 1.25mm rank : 54.5N Chip thickness ≥ 1.25mm rank : 54.5N The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The napply 18N* force in parallel with the test jig for 60s. The soldering should be donducted with care so that the soldering is uniform method and should care so that the soldering is uniform method and should care so that the soldering is uniform method and should care so that the soldering is uniform method and should care so that the soldering is uniform method and should care so that the soldering is uniform method and should care so that the soldering is uniform and read of defects such as heat shock **2N(GCM03/15)* **Solder resist* **Baked electrode or Copper for il **In fig. 4. **Apply a force. **Chip L dimension : 3.2mm min. > **Ch	10	Torminal	Annogramas	No marking defects		Colder the connector on the test substrate (where a new heavy)		
Then apply 18N¹ foce in parallel with the test jig for 6/8. The soldering should be done utilities with with the test jig for 6/8. The soldering should be done utilities with with an iron or using the reflow method and should be conducted with case of that the soldering is uniform and free of defects such as heat shock "2N/GCM/931*0." I.R. More than 10,000MΩ or 500Ω · F (Whichever is smaller) 1	19		мрреагапсе	ino marking delects				
The soldering should be done either with an iron or using the reflow method and should be conducted with care so that the soldering is uniform and fire of defects such as heat shock *2NGGM915 I.R.		_		Within the specified initial value).	-		
Uniform and free of defects such as heat shock 2NGCM03/15) I.R. More than 10,000MΩ or 500Ω · F 25°C (Whichever is smaller) Destruction value should be exceed following one. < Chip L dimension : 3.2 mm max. > Chip thickness = 0.3 mm rank : 15N Chip thickness = 0.3 mm rank : 54.5N Chip thickness ≥ 1.25mm rank : 54.5N								
1.R. More than 10,000MΩ or 500Ω · F			Q or D.F.	Within the specified initial value).	method and should be conducted with care so that the soldering is		
R.								
25°C (Whichever is smaller) (GM03 0 3 0.9 0.3 (D.1 2.0 0.3 0.9 0.3 (DM13 0.1 0.9 0.3 (DM15 0.4 1.5 0.5 0.5 0.5 (GM018 1.0 0.3 0.9 0.3 (DM15 0.4 1.5 0.5 0.5 (GM018 1.0 0.3 0.9 0.3 (DM15 0.4 1.5 0.5 0.5 (GM018 1.0 0.3 0.9 0.3 (In min the smaller) (GM03 0.3 0.9 0.3 (DM15 0.4 1.5 0.5 0.5 (GM018 1.0 0.3 0.9 0.3 (In min the smaller) (GM03 0.3 0.9 0.3 (DM15 0.4 1.5 0.5 0.5 (GM018 1.0 0.3 0.9 0.3 (In min the small load in the small load fixture as Fig 4. (Apply a force. (Chip Length : 2.5mm max. > (Chip Length : 3.2mm min. > (Chip Le			LD.	Marra th are 40 000MO are 5000	-			
1.0 0.4 1.5 0.5					r	GCM03 0.3 0.9 0.3		
Solder resist Solder resist Baked electrode or Copper foil Solder resist Solde			25 0	(Willchever is smaller)				
Destruction value should be exceed following one. Chip L dimension: 2.5mm max. > Chip thickness = 0.5mm rank: 20N Chip thickness = 0.5mm rank: 5N Chip thickness = 0.5mm rank: 2.5N Chip L dimension: 3.2mm min. > Chip thickness ≥ 1.25mm rank: 15N Chip thickness ≥ 1.25mm rank: 54.5N Chip thickness ≥ 1.25mm rank: 54.5N Speed supplied the Stress Load: *0.5mm/s						GCM21 1. 2 4. 0 1. 65		
20 Beam Load Test Destruction value should be exceed following one. Chip L dimension: 2.5mm max. > Chip thickness = 0.5mm rank: 8N Chip thickness = 0.5mm rank: 5N Chip thickness < 0.3mm rank: 2.5N Chip L dimension: 3.2mm min. >								
## 1.5 per proper for it is a speed supplied the Stress Load : '0.5mm/s ## 1.6 mm ##						C		
Destruction value should be exceed following one. < Chip L dimension : 2.5mm max. > Chip thickness = 0.5mm rank : 20N Chip thickness = 0.5mm rank : 5N Chip thickness < 0.3mm rank : 2.5N < Chip L dimension : 3.2mm min. > Chip thickness < 1.25mm rank : 15N Chip thickness ≥ 1.25mm rank : 54.5N Chip thickness ≥ 1.25mm rank : 54.5N Speed supplied the Stress Load : '0.5mm/s								
Destruction value should be exceed following one. < Chip L dimension : 2.5mm max. > Chip thickness = 0.5mm rank : 20N Chip thickness = 0.3mm rank : 5N Chip thickness < 1.25mm rank : 15N Chip thickness ≥ 1.25mm rank : 54.5N Chip Length : 3.2mm min. >				-, , *		(00M00 /1F: 0 0)		
Destruction value should be exceed following one. Chip L dimension : 2.5mm max. > Chip thickness > 0.5mm rank : 20N Chip thickness = 0.3mm rank : 5N Chip thickness < 0.3mm rank : 2.5N Chip thickness < 1.25mm rank : 15N Chip thickness ≥ 1.25mm rank : 54.5N Chip thickness ≥ 1.25mm rank : 54.5N Speed supplied the Stress Load : *0.5mm/s				721	ф	Δ σ		
Baked electrode or Copper foil Destruction value should be exceed following one. < Chip L dimension: 2.5mm max. > Chip thickness > 0.5mm rank: 20N Chip thickness = 0.3mm rank: 8N Chip thickness < 0.3mm rank: 2.5N < Chip L dimension: 3.2mm min. > Chip thickness < 1.25mm rank: 15N Chip thickness < 1.25mm rank: 54.5N Chip thickness ≥ 1.25mm rank: 54.5N Speed supplied the Stress Load: '0.5mm/s						1		
Destruction value should be exceed following one. < Chip L dimension : 2.5mm max. > Chip thickness > 0.5mm rank : 20N Chip thickness = 0.5mm rank : 8N Chip thickness = 0.3mm rank : 5N Chip thickness < 0.3mm rank : 2.5N < Chip L dimension : 3.2mm min. > Chip thickness ≥ 1.25mm rank : 15N Chip thickness ≥ 1.25mm rank : 54.5N Chip thickness ≥ 1.25mm rank : 54.5N Chip thickness ≥ 1.25mm rank : 54.5N Speed supplied the Stress Load : *0.5mm/s								
Destruction value should be exceed following one. Chip L dimension : 2.5mm max. > Chip thickness > 0.5mm rank : 20N Chip thickness = 0.5mm rank : 5N Chip thickness < 0.3mm rank : 5N Chip thickness < 1.25mm max. > Chip L dimension : 3.2mm min. > Chip L dimension : 3.2mm min. > Chip thickness < 1.25mm rank : 15N Chip thickness ≥ 1.25mm rank : 54.5N Chip Length : 3.2mm min. > Fig. 4 Speed supplied the Stress Load : *0.5mm/s								
Chip L dimension : 2.5mm max. > Chip thickness > 0.5mm rank : 20N Chip thickness = 0.5mm rank : 8N Chip thickness = 0.3mm rank : 5N Chip thickness < 0.3mm rank : 2.5N Chip L dimension : 3.2mm min. > Chip thickness < 1.25mm rank : 15N Chip thickness ≥ 1.25mm rank : 54.5N Chip Length : 3.2mm min. > Chip Length : 3.2mm min. >		Deam Land To		Doctorotion value at 111	and following	Fig.3		
Chip thickness > 0.5mm rank : 20N Chip thickness = 0.5mm rank : 8N Chip thickness = 0.3mm rank : 5N Chip thickness < 0.3mm rank : 2.5N < Chip L dimension : 3.2mm min. > Chip thickness < 1.25mm rank : 15N Chip thickness ≥ 1.25mm rank : 54.5N Chip thickness ≥ 1.25mm rank : 54.5N Chip Length : 2.5mm max. > Chip Length : 2.5mm max. > Chip Length : 2.5mm max. > Fig. 4 Speed supplied the Stress Load : *0.5mm/s	20	beam Load Test						
Chip thickness = 0.3mm rank : 5N Chip thickness < 0.3mm rank : 2.5N < Chip L dimension : 3.2mm min. > Chip thickness < 1.25mm rank : 15N Chip thickness ≥ 1.25mm rank : 54.5N Chip thickness ≥ 1.25mm rank : 54.5N Fig.4 Speed supplied the Stress Load : *0.5mm/s								
Chip thickness < 0.3mm rank : 2.5N <p>Chip L dimension : 3.2mm min. > Chip thickness < 1.25mm rank : 15N Chip thickness ≥ 1.25mm rank : 54.5N <p>Chip thickness ≥ 1.25mm rank : 54.5N Fig.4 Speed supplied the Stress Load : *0.5mm/s</p></p>				Chip thickness	ss = 0.5mm rank : 8N			
Chip L dimension : 3.2mm min. > Chip thickness < 1.25mm rank : 15N Chip thickness ≥ 1.25mm rank : 54.5N Chip Length : 3.2mm min. > Chip Length : 3.2mm min. > Fig.4 Speed supplied the Stress Load : '0.5mm/s				· ·		V Stron Poord		
Chip thickness < 1.25mm rank : 15N Chip thickness ≥ 1.25mm rank : 54.5N Chip thickness ≥ 1.25mm rank : 54.5N Chip Length : 3.2mm min. > Fig.4 Speed supplied the Stress Load : *0.5mm/s				Chip thicknes	s < 0.3mm rank : 2.5N	1ron Board		
Chip thickness < 1.25mm rank : 15N Chip thickness ≥ 1.25mm rank : 54.5N Chip thickness ≥ 1.25mm rank : 54.5N Chip Length : 3.2mm min. > Fig.4 Speed supplied the Stress Load : *0.5mm/s				Chin L dimonsion : 2 2mm min	2 ~			
Chip thickness ≥1.25mm rank : 54.5N Fig.4 Speed supplied the Stress Load : *0.5mm/s				'		< Chip Length : 3.2mm min. >		
Fig.4 Speed supplied the Stress Load: *0.5mm/s				· ·		, ,		
Fig.4 Speed supplied the Stress Load : *0.5mm/s								
Fig.4 Speed supplied the Stress Load : *0.5mm/s								
Fig.4 Speed supplied the Stress Load : *0.5mm/s								
Fig.4 Speed supplied the Stress Load: *0.5mm/s								
Speed supplied the Stress Load : *0.5mm/s								
Speed supplied the Stress Load : *0.5mm/s						Fig 4		
						. ·y· ⁻		
*OOMOO. 0 4/-						Speed supplied the Stress Load : *0.5mm/s		
"GCMU3: U.1mm/s						*GCM03: 0.1mm/s		

■AEC-Q200 Murata Standard Specification and Test Methods

		Specific	ation.	
No	AEC-Q200 Test Item	Temperature Compensating Type	High Dielectric Type	AEC-Q200 Test Method
21	Capacitance Temperature	Nominal values of the temperature	R7: Within +/-15%	The capacitance change should be measured after 5 minutes
	Characteristics	coefficient is shown in Rated value.	(-55°C to +125°C)	at each specified temp. stage.
			L8: Within +/-15%	Capacitance value as a reference is the value in step 3.
		Capacitance Change under 25°C	(-55°C to +125°C)	
		is shown in Table A.	Within +15/-40%	(1)Temperature Compensating Type
			(+125°C to +150°C)	The capacitance drift is calculated by dividing the differences
		Capacitance Drift	R9: Within +/-15%	between the maximum and minimum measured values in the
		Within +/-0.2% or +/-0.05pF	(-55°C to +150°C)	step 1,3 and 5 by the cap. value in step 3.
		(Whichever is larger.)		Step Temperature(°C) 1 Reference Temp.+/-2 2 Min. Operating Temp.+/-2 3 Reference Temp.+/-2 4 Max. Operating Temp.+/-3 5 Reference Temp.+/-2

Table A

		Capacitance Change from 25°C (%)						
Char.	-55°C		-30)℃	-10°C			
	Max.	Min.	Max.	Min.	Max.	Min.		
5C/5G	0.58	-0.24	0.40	-0.17	0.25	-0.11		

1.Tape Carrier Packaging(Packaging Code:D/E/W/F/L/J/K)


1.1 Minimum Quantity(pcs./reel)

			φ180mm reel		φ330m	ım reel
	Туре	Paper	^r Tape	Plastic Tape	Paper Tape	Plastic Tape
		Code:D/E	Code:W	Code:L	Code:J/ F	Code:K
GCM03		15000(W8P2)	30000(W8P1)		50000(W8P2)	
GCM15	5 (Dimensions Tolerance:±0.05)	10000(W8P2)	20000(W8P1)		50000(W8P2)	
GCIVITS	5 (Dimensions Tolerance:±0.1min.)	10000(W8P2)			40000(W8P2)	
GCM18		4000			10000	
	6	4000			10000	
GCM21	9	4000			10000	
	В			3000		10000
	9	4000			10000	
GCM31	M			3000		10000
	С			2000		6000
	9	4000			10000	
GCM32	M			3000		10000
GCIVISZ	N			2000		8000
	R/D/E			1000		4000
	M			1000		5000
GCM43	N/R			1000		4000
	E			500		2000
COME	M			1000		5000
GCM55	N/R			1000		4000

1.2 Dimensions of Tape (1)GCM03/15 <Paper Tape W8P2 CODE:D/E/J/F>

(in mm)

φ1.5




Туре	Dimensions(Chip)		ip)	A*3	B *3		
Турс	,	L	W	Т	Α 3	Б 3	·
GCM03	3	0.6±0.03	0.3±0.03	0.3±0.03	0.37	0.67	0.5 max.
		1.0±0.05	0.5±0.05	0.5±0.05	0.65	1.15	
GCM15	5	1.0±0.1	0.5±0.1	0.5±0.1	0.7	1.2	0.8 max.
		1.0±0.2	0.5±0.2	0.5±0.2	0.75	1.35	

*3 Nominal


(2)GCM03/15 < Paper Tape W8P1 CODE:W>

(in mm)




	Туре		Dimensions(Chip)			A*	B *	+
	туре		L	W	Т	^	Ь	ι
	GCM03	3	0.6±0.03	0.3±0.03	0.3±0.03	0.37	0.67	0.5 max.
ſ	GCM15	5	1.0±0.05	0.5±0.05	0.5±0.05	0.65	1.15	0.8 max.


^{*} Nominal value



Type		Dimensions(Chip)			Α	В	+
Турс		١	W	Т	Α	ם	·
GCM18	8	1.6±0.1	0.8±0.1	0.8±0.1	1.05±0.10	1.85±0.10	
GCM21	6	2.0±0.15	1.25±0.15	0.6±0.1	1.55±0.15	2.30±0.15	
GCIVIZI		2.0±0.13	1.23±0.13	0.85±0.1	1.55±0.15	2.30±0.13	1.1 max.
GCM31	9	3.2±0.15	1.6±0.15	0.65±0.1	2.00±0.20	3.60±0.20	
GCM32		3.2±0.3	2.5±0.2	0.85 +0.15/-0.05	2.80±0.20	3.60±0.20	



Туре			Dimensions(Chip)		Α	В	
Type		L	W	W T		Ь	ι
GCM21	В	2.0±0.15	1.25±0.15	1.25±0.15	1.45±0.20	2.25±0.20	2.0 max.
GOIVE	Ь	2.0±0.2	1.25±0.2	1.25±0.2	1.50±0.20	2.30±0.20	2.0 IIIax.
	М	3.2±0.15	1.6±0.15	1.15±0.1	1.90±0.20		1.7 max.
GCM31	IVI	3.2±0.2	1.6±0.2	1.15±0.15		3.50±0.20	1.7 IIIax.
GOIVE	С	3.2±0.2	1.0±0.2	1.6±0.2			2.5 max.
		3.2±0.3	1.6±0.3	1.6±0.3	2.10±0.20	3.60±0.20	2.5 IIIdx.
	М			1.15±0.1			1.7 max.
	Ν	Ì		1.35±0.15		3.50±0.20	2.5 max.
GCM32	R	3.2±0.3	2.5±0.2	1.8±0.2	2.80±0.20		3.0 max.
GOIVEZ	D			2.0±0.2			3.0 IIIax.
	Е			2.5±0.2			3.7 max.
		3.2 +0.35/-0.3	2.5 +0.35/-0.2	2.5 +0.35/-0.2	3.10±0.20	3.80±0.20	4.0 max.



Туре		Dimensions(Chip)			A*1	B *1	+
Type		L	W	Т	A 1	БТ	ι
	М			1.15±0.1			
GCM43	N	4.5±0.4	3.2±0.3	1.35 +0.15/-0.05	3.6	4.9	2.5 max.
GOIVH3	R	4.5±0.4	3.210.3	1.8±0.2	3.0	4.5	
	Е			2.5±0.2			3.7 max.
	М			1.15±0.1			
GCM55	N	5.7±0.4	5.0±0.4	1.35±0.15	5.2	6.1	2.5 max.
	R			1.8±0.2			

^{*1} Nominal value

muRata

Package GCM Type

Fig.1 Package Chips







Fig.2 Dimensions of Reel







Fig.3 Taping Diagram

	W	W ₁
GCM32 max.	16.5 max.	10±1.5
GCM43/55	20.5 max.	14±1.5




単位:

ヷ゚詰め状態

1.3 Tapes for capacitors are wound clockwise shown in Fig.3.

(The sprocket holes are to the right as the tape is pulled toward the user.)

1.4 Part of the leader and part of the vacant section are attached as follows.




- 1.5 Accumulate pitch : 10 of sprocket holes pitch = 40 ± 0.3 mm
- 1.6 Chip in the tape is enclosed by top tape and bottom tape as shown in Fig.1.
- 1.7 The top tape and base tape are not attached at the end of the tape for a minimum of 5 pitches.
- 1.8 There are no jointing for top tape and bottom tape.
- 1.9 There are no fuzz in the cavity.
- 1.10 Break down force of top tape : 5N min.

 Break down force of bottom tape : 5N min. (Only a bottom tape existence)
- 図 打造的状態 made by resin and appearance and dimension is shown in Fig 2.

 There are possibly to change the material and dimension due to some impairment.
 - 1.12 Peeling off force : 0.1N to 0.6N* in the direction as shown below.

 * GCM03:0.05N to 0.5N



1.13 Label that show the customer parts number, our parts number, our company name, inspection number and quantity, will be put in outside of reel.

■Limitation of Applications

Please contact us before using our products for the applications listed below which require especially high reliability for the prevention of defects which might directly cause damage to the third party's life, body or property.

- ①Aircraft equipment ②Aerospace equipment ③Undersea equipment ④Power plant control equipment
- 5Medical equipment 6Transportation equipment(vehicles, trains, ships, etc.) 7Traffic signal equipment
- Mapplication of similar complexity and/or reliability requirements to the applications listed in the above.

■ Storage and Operation condition

- 1. The performance of chip multilayer ceramic capacitors (henceforth just "capacitors") may be affected by the storage conditions. Please use them promptly after delivery.
- 1-1. Maintain appropriate storage for the capacitors using the following conditions: Room Temperature of +5°C to +40°C and a Relative Humidity of 20% to 70%.

High temperature and humidity conditions and/or prolonged storage may cause deterioration of the packaging materials. If more than six months have elapsed since delivery, check packaging, mounting, etc. before use. In addition, this may cause oxidation of the electrodes. If more than one year has elapsed since delivery, also check the solderability before use.


- 1-2. Corrosive gas can react with the termination (external) electrodes or lead wires of capacitors, and result in poor solderability. Do not store the capacitors in an atmosphere consisting of corrosive gas (e.g.,hydrogen sulfide, sulfur dioxide, chlorine, ammonia gas etc.).
- 1-3. Due to moisture condensation caused by rapid humidity changes, or the photochemical change caused by direct sunlight on the terminal electrodes and/or the resin/epoxy coatings, the solderability and electrical performance may deteriorate. Do not store capacitors under direct sunlight or in high huimidity conditions

■Rating


1.Temperature Dependent Characteristics

- 1. The electrical characteristics of the capacitor can change with temperature.
- 1-1. For capacitors having larger temperature dependency, the capacitance may change with temperature changes. The following actions are recommended in order to ensure suitable capacitance values.
 - (1) Select a suitable capacitance for the operating temperature range.
 - (2) The capacitance may change within the rated temperature. When you use a high dielectric constant type capacitor in a circuit that needs a tight (narrow) capacitance tolerance (e.g., a time-constant circuit), please carefully consider the temperature characteristics, and carefully confirm the various characteristics in actual use conditions and the actual system.

[Example of Temperature Caracteristics X7R(R7)] Sample: 0.1µF, Rated Voltage 50VDC



[Example of Temperature Characteristics X5R(R6)] Sample: 22µF, Rated Voltage 4VDC




2.Measurement of Capacitance

- 1. Measure capacitance with the voltage and frequency specified in the product specifications.
- 1-1. The output voltage of the measuring equipment may decrease occasionally when capacitance is high. Please confirm whether a prescribed measured voltage is impressed to the capacitor.
- 1-2. The capacitance values of high dielectric constant type capacitors change depending on the AC voltage applied. Please consider the AC voltage characteristics when selecting a capacitor to be used in a AC circuit.

3. Applied Voltage

- 1. Do not apply a voltage to the capacitor that exceeds the rated voltage as called out in the specifications.
- 1-1. Applied voltage between the terminals of a capacitor shall be less than or equal to the rated voltage.
 - (1) When AC voltage is superimposed on DC voltage, the zero-to-peak voltage shall not exceed the rated DC voltage. When AC voltage or pulse voltage is applied, the peak-to-peak voltage shall not exceed the rated DC voltage.
 - (2) Abnormal voltages (surge voltage, static electricity, pulse voltage, etc.) shall not exceed the rated DC voltage.



(E: Maximum possible applied voltage.)


1-2. Influence of over voltage

Over voltage that is applied to the capacitor may result in an electrical short circuit caused by the breakdown of the internal dielectric layers.

The time duration until breakdown depends on the applied voltage and the ambient temperature.


4. Type of Applied Voltage and Self-heating Temperature


- 1. Confirm the operating conditions to make sure that no large current is flowing into the capacitor due to the continuous application of an AC voltage or pulse voltage.
 - When a DC rated voltage product is used in an AC voltage circuit or a pulse voltage circuit, the AC current or pulse current will flow into the capacitor; therefore check the self-heating condition.
 - Please confirm the surface temperature of the capacitor so that the temperature remains within the upper limits of the operating temperature, including the rise in temperature due to self-heating. When the capacitor is used with a high-frequency voltage or pulse voltage, heat may be generated by dielectric loss.
- <Applicable to Rated Voltage of less than 100VDC>
 The load should be contained so that the self-heating of the capacitor body remains below 20°C, when measuring at an ambient temperature of 25°C.



5. DC Voltage and AC Voltage Characteristic

- The capacitance value of a high dielectric constant type capacitor changes depending on the DC voltage applied. Please consider the DC voltage characteristics when a capacitor is selected for use in a DC circuit.
- 1-1. The capacitance of ceramic capacitors may change sharply depending on the applied voltage. (See figure) Please confirm the following in order to secure the capacitance.
- (1) Determine whether the capacitance change caused by the applied voltage is within the allowed range.
- (2) In the DC voltage characteristics, the rate of capacitance change becomes larger as voltage increases, even if the applied voltage is below the rated voltage. When a high dielectric constant type capacitor is used in a circuit that requires a tight (narrow) capacitance tolerance (e.g., a time constant circuit), please carefully consider the voltage characteristics, and confirm the various characteristics in the actual operating conditions of the system.
- The capacitance values of high dielectric constant type capacitors changes depending on the AC voltage applied.
 Please consider the AC voltage characteristics when selecting a capacitor to be used in a AC circuit.






6. Capacitance Aging

The high dielectric constant type capacitors
have an Aging characteristic in which the capacitance
value decreases with the passage of time.
When you use a high dielectric constant type
capacitors in a circuit that needs a tight (narrow)
capacitance tolerance (e.g., a time-constant circuit),
please carefully consider the characteristics
of these capacitors, such as their aging, voltage,
and temperature characteristics. In addition,
check capacitors using your actual appliances
at the intended environment and operating conditions.

[Example of Change Over Time (Aging characteristics)]




7.Vibration and Shock

- 1. Please confirm the kind of vibration and/or shock, its condition, and any generation of resonance.

 Please mount the capacitor so as not to generate resonance, and do not allow any impact on the terminals.
- Mechanical shock due to being dropped may cause damage or a crack in the dielectric material of the capacitor.
 Do not use a dropped capacitor because the quality and reliability may be deteriorated.
- 3. When printed circuit boards are piled up or handled, the corner of another printed circuit board should not be allowed to hit the capacitor in order to avoid a crack or other damage to the capacitor.






■ Soldering and Mounting

1.Mounting Position

- 1. Confirm the best mounting position and direction that minimizes the stress imposed on the capacitor during flexing or bending the printed circuit board.
- 1-1.Choose a mounting position that minimizes the stress imposed on the chip during flexing or bending of the board. [Component Direction]




Locate chip horizontal to the direction in which stress acts.

[Chip Mounting Close to Board Separation Point]

It is effective to implement the following measures, to reduce stress in separating the board.

It is best to implement all of the following three measures; however, implement as many measures as possible to reduce stress.

Contents of Measures	Stress Level
(1) Turn the mounting direction of the component parallel to the board separation surface.	A > D*1
(2) Add slits in the board separation part.	A > B
(3) Keep the mounting position of the component away from the board separation surface.	A > C




*1 A > D is valid when stress is added vertically to the perforation as with Hand Separation. If a Cutting Disc is used, stress will be diagonal to the PCB, therefore A > D is invalid.

3 2

[Mounting Capacitors Near Screw Holes]

When a capacitor is mounted near a screw hole, it may be affected by the board deflection that occurs during the tightening of the screw. Mount the capacitor in a position as far away from the screw holes as possible.



2.Information before Mounting


- 1. Do not re-use capacitors that were removed from the equipment.
- 2. Confirm capacitance characteristics under actual applied voltage.
- 3. Confirm the mechanical stress under actual process and equipment use.
- 4. Confirm the rated capacitance, rated voltage and other electrical characteristics before assembly.
- 5. Prior to use, confirm the solderability of capacitors that were in long-term storage.
- 6. Prior to measuring capacitance, carry out a heat treatment for capacitors that were in long-term storage.
- 7.The use of Sn-Zn based solder will deteriorate the reliability of the MLCC.

 Please contact our sales representative or product engineers on the use of Sn-Zn based solder in advance.



3. Maintenance of the Mounting (pick and place) Machine

- 1. Make sure that the following excessive forces are not applied to the capacitors. Check the mounting in the actual device under actual use conditions ahead of time.
- 1-1. In mounting the capacitors on the printed circuit board, any bending force against them shall be kept to a minimum to prevent them from any damage or cracking. Please take into account the following precautions and recommendations for use in your process.
 - (1) Adjust the lowest position of the pickup nozzle so as not to bend the printed circuit board.



2.Dirt particles and dust accumulated in the suction nozzle and suction mechanism prevent the nozzle from moving smoothly. This creates excessive force on the capacitor during mounting, causing cracked chips. Also, the locating claw, when worn out, imposes uneven forces on the chip when positioning, causing cracked chips. The suction nozzle and the locating claw must be maintained, checked and replaced periodically.

4-1.Reflow Soldering

- 1. When sudden heat is applied to the components, the mechanical strength of the components will decrease because a sudden temperature change causes deformation inside the components. In order to prevent mechanical damage to the components, preheating is required for both the components and the PCB. Preheating conditions are shown in table 1. It is required to keep the temperature differential between the solder and the components surface (ΔT) as small as possible.
- 2. When components are immersed in solvent after mounting, be sure to maintain the temperature difference (ΔT) between the component and the solvent within the range shown in the table 1.

Tahla 1

Table I		
Series	Chip Dimension(L/W) Code	Temperature Differential
GC□	03/15/18/21/31	ΔT≦190°C
GC□	32	ΔΤ≦130°C


Recommended Conditions

	Di- O- O-I-I	Land Euro Caldan	
	Pb-Sn Solder	Lead Free Solder	
Peak	230 to 250°C	240 to 260°C	
Temperature	200 to 200 0	240 10 200 0	
Atmosphere	Air	Air or N ₂	

Pb-Sn Solder: Sn-37Pb


Lead Free Solder: Sn-3.0Ag-0.5Cu

[Standard Conditions for Reflow Soldering]



[Allowable Reflow Soldering Temperature and Time]

280 270



In the case of repeated soldering, the accumulated soldering time must be within the range shown above.

- 3. When a capacitor is mounted at a temperature lower than the peak reflow temperature recommended by the solder manufacturer, the following quality problems can occur. Consider factors such as the placement of peripheral components and the reflow temperature setting to prevent the capacitor's reflow temperature from dropping below the peak temperature specified. Be sure to evaluate the mounting situation beforehand and verify that none of the following problems occur.
- · Drop in solder wettability
- ·Solder voids
- ·Possible occurrence of whiskering
- ·Drop in bonding strength
- ·Drop in self-alignment properties
- ·Possible occurrence of tombstones and/or shifting on the land patterns of the circuit board
- 4. Optimum Solder Amount for Reflow Soldering
- 4-1. Overly thick application of solder paste results in a excessive solder fillet height. This makes the chip more susceptible to mechanical and thermal stress on the board and may cause the chips to crack.
- 4-2. Too little solder paste results in a lack of adhesive strength on the termination, which may result in chips breaking loose from the PCB.
- 4-3. Please confirm that solder has been applied smoothly to the termination.

Inverting the PCB

Make sure not to impose any abnormal mechanical shocks to the PCB.


4-2.Flow Soldering

1. Do not apply flow soldering to chips not listed in Table 2.

Table 2

Series	Chip Dimension (L/W) Code	Temperature Differential
GC□	18/21/31	ΔΤ≦150°C

[Standard Conditions for Flow Soldering]




2. When sudden heat is applied to the components, the mechanical strength of the components will decrease because a sudden temperature change causes deformation inside the components. In order to prevent mechanical damage to the components, preheating is required for both of the components and the PCB. Preheating conditions are shown in table 2. It is required to keep the temperature differential between the solder and the components surface (ΔT) as low as possible.

3. Excessively long soldering time or high soldering temperature can result in leaching of the terminations, causing poor adhesion or a reduction in capacitance value due to loss of contact between the inner electrodes and terminations.

4. When components are immersed in solvent after mounting. be sure to maintain the temperature differential (ΔT) between the component and solvent within the range shown in the table 2.

[Allowable Flow Soldering Temperature and Time]



In the case of repeated soldering, the accumulated soldering time must be within the range shown above.


Recommended Conditions

	Pb-Sn Solder	Lead Free Solder		
Preheating Peak Temperature	90 to 110°C	100 to 120°C		
Soldering Peak Temperature	240 to 250°C	250 to 260°C		
Atmosphere	Air	Air or N2		

Pb-Sn Solder: Sn-37Pb

Lead Free Solder: Sn-3.0Ag-0.5Cu

- 5. Optimum Solder Amount for Flow Soldering
- 5-1. The top of the solder fillet should be lower than the thickness of the components. If the solder amount is excessive, the risk of cracking is higher during board bending or any other stressful condition.



4-3. Correction of Soldered Portion

When sudden heat is applied to the capacitor, distortion caused by the large temperature difference occurs internally, and can be the cause of cracks. Capacitors also tend to be affected by mechanical and thermal stress depending on the board preheating temperature or the soldering fillet shape, and can be the cause of cracks. Please refer to "1. PCB Design" or "3. Optimum solder amount" for the solder amount and the fillet shapes.

- 1. Correction with a Soldering Iron
 - 1-1. In order to reduce damage to the capacitor, be sure to preheat the capacitor and the mounting board.

 Preheat to the temperature range shown in Table 3. A hot plate, hot air type preheater, etc. can be used for preheating.
- 1-2. After soldering, do not allow the component/PCB to cool down rapidly.
- 1-3. Perform the corrections with a soldering iron as quickly as possible. If the soldering iron is applied too long, there is a possibility of causing solder leaching on the terminal electrodes, which will cause deterioration of the adhesive strength and other problems.

Table 3

Series	Chip Dimension (L/W) Code	Temperature of Soldering Iron tip	Preheating Temperature	Temperature Differential(ΔT)	Atmosphere
GC□	03/15/18/21/31	350°C max.	150°C min.	ΔT≦190°C	Air
GC□	32	280°C max.	150°C min.	ΔT≦130°C	Air

^{*}Applicable for both Pb-Sn and Lead Free Sold Pb-Sn Solder: Sn-37Pb

Lead Free Solder: Sn-3.0Ag-0.5Cu

- 2. Correction with Spot Heater
 - Compared to local heating with a soldering iron, hot air heating by a spot heater heats the overall component and board, therefore, it tends to lessen the thermal shock. In the case of a high density mounted board, a spot heater can also prevent concerns of the soldering iron making direct contact with the component.
- 2-1. If the distance from the hot air outlet of the spot heater to the component is too close, cracks may occur due to thermal shock. To prevent this problem, follow the conditions shown in Table 4.
- 2-2. In order to create an appropriate solder fillet shape, it is recommended that hot air be applied at the angle shown in Figure 1.

Table 4

Distance	5mm or more
Hot Air Application angle	45° *Figure 1
Hot Air Temperature Nozzle Outlet	400°C max.
	Less than 10 seconds
Application Time	(3216M / 1206 size or smaller)
	Less than 30 seconds
	(3225M / 1210 size or larger)

(3216M, 3225M: Metric size code)



- 3. Optimum solder amount when re-working with a soldering iron
- 3-1. If the solder amount is excessive, the risk of cracking is higher during board bending or any other stressful condition. Too little solder amount results in a lack of adhesive strength on the outer electrode termination, which may result in chips breaking loose from the PCB. Please confirm that solder has been applied smoothly is
- 3-2. A soldering iron with a tip of ø3mm or smaller should be used. It is also necessary to keep the soldering iron from touching the components during the re-work.

and rising to the end surface of the chip.

3-3. Solder wire with ø0.5mm or smaller is required for soldering.



in section


^{*} Please manage Δ T in the temperature of soldering iron and the preheating temperature.

5.Washing

Excessive ultrasonic oscillation during cleaning can cause the PCBs to resonate, resulting in cracked chips or broken solder joints. Before starting your production process, test your cleaning equipment / process to insure it does not degrade the capacitors.

6.Electrical Test on Printed Circuit Board

- 1. Confirm position of the support pin or specific jig, when inspecting the electrical performance of a capacitor after mounting on the printed circuit board.
 - 1-1. Avoid bending the printed circuit board by the pressure of a test-probe, etc. The thrusting force of the test probe can flex the PCB, resulting in cracked chips or open solder joints. Provide support pins on the back side of the PCB to prevent warping or flexing. Install support pins as close to the test-probe as possible.
 - 1-2. Avoid vibration of the board by shock when a test -probe contacts a printed circuit board.



7. Printed Circuit Board Cropping

- 1. After mounting a capacitor on a printed circuit board, do not apply any stress to the capacitor that caused bending or twisting the board.
 - 1-1. In cropping the board, the stress as shown may cause the capacitor to crack. Cracked capacitors may cause deterioration of the insulation resistance, and result in a short. Avoid this type of stress to a capacitor.



- 2. Check the cropping method for the printed circuit board in advance.
 - 2-1. Printed circuit board cropping shall be carried out by using a jig or an apparatus (Disc separator, router type separator, etc.) to prevent the mechanical stress that can occur to the board.

Board Separation Method	Hand Separation	(1) Board Separation Jig	Board Separation Apparatus		
	Nipper Separation	(1) Board Separation sig	Disc Separator	3) Router Type Separator	
Level of stress on board	High	Medium	Medium	Low	
Recommended	×	Δ*	Δ^*	0	
Hand and nipper separation apply a hand level of stress. Use another method		Board handling Board bending direction Layout of capacitors	Board handling Layout of slits Design of V groove Arrangement of blades Controlling blade life	Board handling	

^{*} When a board separation jig or disc separator is used, if the following precautions are not observed, a large board deflection stress will occur and the capacitors may crack.
Use router type separator if at all possible.

(1) Example of a suitable jig

[In the case of Single-side Mounting]


An outline of the board separation jig is shown as follows.

Recommended example: Stress on the component mounting position can be minimized by holding the portion close to the jig, and bend in the direction towards the side where the capacitors are mounted. Not recommended example: The risk of cracks occurring in the capacitors increases due to large stress being applied to the component mounting position, if the portion away from the jig is held and bent in the direction opposite the side where the capacitors are mounted.

[Outline of jig]

Printed Circuit Board V-groove

Board Cropping Jig



[In the case of Double-sided Mounting]

Since components are mounted on both sides of the board, the risk of cracks occurring can not be avoided with the above method. Therefore, implement the following measures to prevent stress from being applied to the components. (Measures)

(1) Consider introducing a router type separator.

Bottom Blade


- If it is difficult to introduce a router type separator, implement the following measures. (Refer to item 1. Mounting Position)
- (2) Mount the components parallel to the board separation surface.
- (3) When mounting components near the board separation point, add slits in the separation position near the component.
- (4) Keep the mounting position of the components away from the board separation point.

(2) Example of a Disc Separator

An outline of a disc separator is shown as follows. As shown in the Principle of Operation, the top blade and bottom blade are aligned with the V-grooves on the printed circuit board to separate the board. In the following case, board deflection stress will be applied and cause cracks in the capacitors.

- (1) When the adjustment of the top and bottom blades are misaligned, such as deviating in the top-bottom, left-right or front-rear directions
- (2) The angle of the V groove is too low, depth of the V groove is too shallow, or the V groove is misaligned top-bottom

IF V groove is too deep, it is possible to brake when you handle and carry it. Carefully design depth of the V groove with consideration about strength of material of the printed circuit board.



Bottom Blade

Bottom Blade

[V-groove Design]

Example of Recommended V-groove Design

Left-right Misalignment

Low-Angle

Depth too Shallow

Depth too Deep

Bottom Blade

↑Caution

(3) Example of Router Type Separator

The router type separator performs cutting by a router rotating at a high speed. Since the board does not bend in the cutting process, stress on the board can be suppressed during board separation.

When attaching or removing boards to/from the router type separator, carefully handle the boards to prevent bending.



8. Assembly

1. Handling

If a board mounted with capacitors is held with one hand, the board may bend.

Firmly hold the edges of the board with both hands when handling.

If a board mounted with capacitors is dropped, cracks may occur in the capacitors.

Do not use dropped boards, as there is a possibility that the quality of the capacitors may be impaired.


2. Attachment of Other Components

2-1. Mounting of Other Components

Pay attention to the following items, when mounting other components on the back side of the board after capacitors have been mounted on the opposite side.

When the bottom dead point of the suction nozzle is set too low, board deflection stress may be applied to the capacitors on the back side (bottom side), and cracks may occur in the capacitors.


- · After the board is straightened, set the bottom dead point of the nozzle on the upper surface of the board.
- · Periodically check and adjust the bottom dead point.



2-2. Inserting Components with Leads into Boards

When inserting components (transformers, IC, etc.) into boards, bending the board may cause cracks in the capacitors or cracks in the solder. Pay attention to the following.

- · Increase the size of the holes to insert the leads, to reduce the stress on the board during insertion.
- · Fix the board with support pins or a dedicated jig before insertion.
- Support below the board so that the board does not bend. When using support pins on the board, periodically confirm that there is no difference in the height of each support pin.



2-3. Attaching/Removing Sockets and/or Connectors

Insertion and removal of sockets and connectors, etc., might cause the board to bend.

Please insure that the board does not warp during insertion and removal of sockets and connectors, etc., or the bending may damage mounted components on the board.



2-4. Tightening Screws

The board may be bent, when tightening screws, etc. during the attachment of the board to a shield or chassis. Pay attention to the following items before performing the work.

- · Plan the work to prevent the board from bending.
- · Use a torque screwdriver, to prevent over-tightening of the screws.
- The board may bend after mounting by reflow soldering, etc. Please note, as stress may be applied to the chips by forcibly flattening the board when tightening the screws.



Others

1. Under Operation of Equipment

- 1-1. Do not touch a capacitor directly with bare hands during operation in order to avoid the danger of an electric shock.
- 1-2. Do not allow the terminals of a capacitor to come in contact with any conductive objects (short-circuit). Do not expose a capacitor to a conductive liquid, inducing any acid or alkali solutions.
- 1-3. Confirm the environment in which the equipment will operate is under the specified conditions.
 - Do not use the equipment under the following environments.
 - (1) Being spattered with water or oil.
 - (2) Being exposed to direct sunlight.
 - (3) Being exposed to ozone, ultraviolet rays, or radiation.
 - (4) Being exposed to toxic gas (e.g., hydrogen sulfide, sulfur dioxide, chlorine, ammonia gas etc.)
 - (5) Any vibrations or mechanical shocks exceeding the specified limits.
 - (6) Moisture condensing environments.
- 1-4. Use damp proof countermeasures if using under any conditions that can cause condensation.

2. Others

2-1. In an Emergency

- (1) If the equipment should generate smoke, fire, or smell, immediately turn off or unplug the equipment.

 If the equipment is not turned off or unplugged, the hazards may be worsened by supplying continuous power.
- (2) In this type of situation, do not allow face and hands to come in contact with the capacitor or burns may be caused by the capacitor's high temperature.

2-2. Disposal of waste

When capacitors are disposed of, they must be burned or buried by an industrial waste vendor with the appropriate licenses.

2-3. Circuit Design

(1) Addition of Fail Safe Function

Capacitors that are cracked by dropping or bending of the board may cause deterioration of the insulation resistance, and result in a short. If the circuit being used may cause an electrical shock, smoke or fire when a capacitor is shorted, be sure to install fail-safe functions, such as a fuse, to prevent secondary accidents.

(2) This series are not safety standard certified products.

2-4. Remarks

Failure to follow the cautions may result, worst case, in a short circuit and smoking when the product is used. The above notices are for standard applications and conditions. Contact us when the products are used in special mounting conditions.

Select optimum conditions for operation as they determine the reliability of the product after assembly.

The data herein are given in typical values, not guaranteed ratings.

Rating

1.Operating Temperature

- 1. The operating temperature limit depends on the capacitor.
- 1-1. Do not apply temperatures exceeding the maximum operating temperature. It is necessary to select a capacitor with a suitable rated temperature that will cover the operating temperature range. It is also necessary to consider the temperature distribution in equipment and the seasonal temperature variable factor.
- 1-2. Consider the self-heating factor of the capacitor

 The surface temperature of the capacitor shall not exceed the maximum operating temperature including self-heating.

2.Atmosphere Surroundings (gaseous and liquid)

- 1. Restriction on the operating environment of capacitors.
- 1-1. Capacitors, when used in the above, unsuitable, operating environments may deteriorate due to the corrosion of the terminations and the penetration of moisture into the capacitor.
- 1-2. The same phenomenon as the above may occur when the electrodes or terminals of the capacitor are subject to moisture condensation.
- 1-3. The deterioration of characteristics and insulation resistance due to the oxidization or corrosion of terminal electrodes may result in breakdown when the capacitor is exposed to corrosive or volatile gases or solvents for long periods of time.

3.Piezo-electric Phenomenon


 When using high dielectric constant type capacitors in AC or pulse circuits, the capacitor itself vibrates at specific frequencies and noise may be generated.
 Moreover, when the mechanical vibration or shock is added to capacitor, noise may occur.

■ Soldering and Mounting

1.PCB Design

- 1. Notice for Pattern Forms
- 1-1. Unlike leaded components, chip components are susceptible to flexing stresses since they are mounted directly on the substrate.
 - They are also more sensitive to mechanical and thermal stresses than leaded components.
 - Excess solder fillet height can multiply these stresses and cause chip cracking.
 - When designing substrates, take land patterns and dimensions into consideration to eliminate the possibility of excess solder fillet height.
- 1-2. There is a possibility of chip cracking caused by PCB expansion/contraction with heat, because stress on a chip is different depending on PCB material and structure. When the thermal expansion coefficient greatly differs between the board used for mounting and the chip, it will cause cracking of the chip due to the thermal expansion and contraction. When capacitors are mounted on a fluorine resin printed circuit board or on a single-layered glass epoxy board, it may also cause cracking of the chip for the same reason.

Pattern Forms



2. Land Dimensions

Please confirm the suitable land dimension by evaluating of the actual SET / PCB.




Table 1 Flow Soldering Method

Table 11 lew Coldering Method							
Series	Chip Dimension (L/W) Code	Chip(L×W)	а	b	С		
GC□	18	1.6×0.8	0.6 to 1.0	0.8 to 0.9	0.6 to 0.8		
GC□	21	2.0×1.25	1.0 to 1.2	0.9 to 1.0	0.8 to 1.1		
GC□	31	3.2×1.6	2.2 to 2.6	1.0 to 1.1	1.0 to 1.4		

Flow soldering can only be used for products with a chip size of 1.6x0.8mm to 3.2x1.6mm. (i Resistance to PCB bending stress may be improved by designing the "a" dimension with solder resist.

(in mm)


Table 2 Reflow Soldering Method

Series	Chip Dimension (L/W) Code	Chip(L×W) (Dimensions Tolerance)	а	b	С
GC□	03	0.6×0.3 (±0.03)	0.2 to 0.25	0.2 to 0.3	0.25 to 0.35
GC□	15	1.0×0.5 (within ±0.10)	0.3 to 0.5	0.35 to 0.45	0.4 to 0.6
		1.0×0.5 (±0.20)	0.4 to 0.6	0.4 to 0.5	0.5 to 0.7
GC□	18	1.6×0.8 (±0.10)	0.6 to 0.8	0.6 to 0.7	0.6 to 0.8
		1.6×0.8 (±0.20)	0.7 to 0.9	0.7 to 0.8	0.8 to 1.0
GC□	21	2.0×1.25 (±0.15)	1.2	0.6 to 0.8	1.2 to 1.4
		2.0×1.25 (±0.20)	1.0 to 1.4	0.6 to 0.8	1.2 to 1.4
GC□	31	3.2×1.6 (within±0.20)	1.8 to 2.0	0.9 to 1.2	1.5 to 1.7
		3.2×1.6 (±0.30)	1.9 to 2.1	1.0 to 1.3	1.7 to 1.9
GC□	32	3.2×2.5	2.0 to 2.4	1.0 to 1.2	1.8 to 2.3

(in mm)

3. Board Design

When designing the board, keep in mind that the amount of strain which occurs will increase depending on the sizeand material of the board.



2.Item to be confirmed for Flow sordering

If you want to temporarily attach the capacitor to the board using an adhesive agent before soldering the capacitor, first be sure that the conditions are appropriate for affixing the

capacitor. If the dimensions of the land, the type of adhesive, the amount of coating, the contact surface area, the curing temperature, or other conditions are inappropriate, the characteristics of the capacitor may deteriorate.


1. Selection of Adhesive


- 1-1. Depending on the type of adhesive, there may be a decrease in insulation resistance. In addition, there is a chance that the capacitor might crack from contractile stress due to the difference in the contraction rate of the capacitor and the adhesive.
- 1-2. If there is not enough adhesive, the contact surface area is too small, or the curing temperature or curing time are inadequate, the adhesive strength will be insufficient and the capacitor may loosen or become disconnected during transportation or soldering. If there is too much adhesive, for example if it overflows onto the land, the result could be soldering defects, loss of electrical connection, insufficient curing, or slippage after the capacitor is mounted. Furthermore, if the curing temperature is too high or the curing time is too long, not only will the adhesive strength be reduced, but solderability may also suffer due to the effects of oxidation on the terminations (outer electrodes) of the capacitor and the land surface on the board.

(1) Selection of Adhesive

Epoxy resins are a typical class of adhesive. To select the proper adhesive, consider the following points.

- 1) There must be enough adhesive strength to prevent the component from loosening or slipping during the mounting process.
- 2) The adhesive strength must not decrease when exposed to moisture during soldering.
- 3) The adhesive must have good coatability and shape retention properties.
- 4) The adhesive must have a long pot life.
- 5) The curing time must be short.
- 6) The adhesive must not be corrosive to the exterior of the capacitor or the board.
- 7) The adhesive must have good insulation properties.
- 8) The adhesive must not emit toxic gases or otherwise be harmful to health.
- 9) The adhesive must be free of halogenated compounds.
- (2) Use the following illustration as a guide to the amount of adhesive to apply. Chip Dimension (L/W) Code:18/21/31






2.Flux

- 2-1. An excessive amount of flux generates a large quantity of flux gas, which can cause a deterioration of solderability, so apply flux thinly and evenly throughout. (A foaming system is generally used for flow soldering.)
- 2-2. Flux containing too high a percentage of halide may cause corrosion of the terminations unless there is sufficient cleaning. Use flux with a halide content of 0.1% max.
- 2-3. Strong acidic flux can corrode the capacitor and degrade its performance. Please check the quality of capacitor after mounting.

3.Leaching of the terminations

Set temperature and time to ensure that leaching of the terminations does not exceed 25% of the chip end area as a single chip (full length of the edge A-B-C-D shown at right) and 25% of the length A-B shown as mounted on substrate.



3.Reflow soldering

The flux in the solder paste contains halogen-based substances and organic acids as activators. Strong acidic flux can corrode the capacitor and degrade its performance. Please check the quality of capacitor after mounting.

4.Washing

- 1. Please evaluate the capacitor using actual cleaning equipment and conditions to confirm the quality, and select the solvent for cleaning.
- 2. Unsuitable cleaning may leave residual flux or other foreign substances, causing deterioration of electrical characteristics and the reliability of the capacitors.

5.Coating

- 1. A crack may be caused in the capacitor due to the stress of the thermal contraction of the resin during curing process. The stress is affected by the amount of resin and curing contraction. Select a resin with low curing contraction. The difference in the thermal expansion coefficient between a coating resin or a molding resin and the capacitor may cause the destruction and deterioration of the capacitor such as a crack or peeling, and lead to the deterioration of insulation resistance or dielectric breakdown.
 - Select a resin for which the thermal expansion coefficient is as close to that of the capacitor as possible. A silicone resin can be used as an under-coating to buffer against the stress.
- 2. Select a resin that is less hygroscopic.
 Using hygroscopic resins under high humidity conditions may cause the deterioration of the insulation resistance of a capacitor. An epoxy resin can be used as a less hygroscopic resin.
- 3. The halogen system substance and organic acid are included in coating material, and a chip corrodes by the kind of Coating material. Do not use strong acid type.

Others

1.Transportation

- 1. The performance of a capacitor may be affected by the conditions during transportation.
- 1-1. The capacitors shall be protected against excessive temperature, humidity and mechanical force during transportation.
 - (1) Climatic condition
 - · low air temperature : -40°C
 - · change of temperature air/air : -25°C/+25°C
 - · low air pressure : 30 kPa
 - · change of air pressure : 6 kPa/min.
 - (2) Mechanical condition

Transportation shall be done in such a way that the boxes are not deformed and forces are not directly passed on to the inner packaging.

- 1-2. Do not apply excessive vibration, shock, or pressure to the capacitor.
 - (1) When excessive mechanical shock or pressure is applied to a capacitor, chipping or cracking may occur in the ceramic body of the capacitor.
 - (2) When the sharp edge of an air driver, a soldering iron, tweezers, a chassis, etc. impacts strongly on the surface of the capacitor, the capacitor may crack and short-circuit.
- 1-3. Do not use a capacitor to which excessive shock was applied by dropping etc. A capacitor dropped accidentally during processing may be damaged.

2. Characteristics Evaluation in the Actual System

- 1. Evaluate the capacitor in the actual system,to confirm that there is no problem with the performance and specification values in a finished product before using.
- 2. Since a voltage dependency and temperature dependency exists in the capacitance of high dielectric type ceramic capacitors, the capacitance may change depending on the operating conditions in the actual system. Therefore, be sure to evaluate the various characteristics, such as the leakage current and noise absorptivity, which will affect the capacitance value of the capacitor.
- 3. In addition,voltages exceeding the predetermined surge may be applied to the capacitor by the inductance in the actual system. Evaluate the surge resistance in the actual system as required.



⚠ NOTE

- 1.Please make sure that your product has been evaluated in view of your specifications with our product being mounted to your product.
- 2. Your are requested not to use our product deviating from this product specification.
- 3.We consider it not appropriate to include any terms and conditions with regard to the business transaction in the product specifications, drawings or other technical documents. Therefore, if your technical documents as above include such terms and conditions such as warranty clause, product liability clause, or intellectual property infringement liability clause, they will be deemed to be invalid.