### INTEGRATED CIRCUITS

# DATA SHEET

SSTVF16857
DDR PC1600-PC3200 14-bit SSTL\_2 registered driver with differential clock inputs

Product data 2003 Sep 19





# DDR PC1600-PC3200 14-bit SSTL\_2 registered driver with differential clock inputs

### SSTVF16857

### **FEATURES**

- Stub-series terminated logic for 2.5 V V<sub>DDQ</sub> (SSTL\_2)
- Optimized for PC 2700 DDR (Double Data Rate) SDRAM applications
- Suitable for PC1600/PC2100 DDR SDRAM applications
- Suitable for PC3200 applications when used at V<sub>DD</sub> = 2.6 V
- Inputs compatible with JESD8-9 SSTL\_2 specifications.
- Flow-through architecture optimizes PCB layout
- ESD classification testing is done to JEDEC Standard JESD22.
   Protection exceeds 2000 V to HBM per method A114.
- Latch-up testing is done to JEDEC Standard JESD78, which exceeds 100 mA.
- Full DDR300/333/400 solution @ 2.5V when used with PCKV857
- Available in TSSOP-48, TVSOP-48 and 56 ball VFBGA packages
- Superior VREF noise rejection

### **DESCRIPTION**


The SSTVF16857 is a 14-bit SSTL\_2 registered driver with differential clock inputs, designed to operate between 2.3 V and 2.7 V.  $V_{DDQ}$  must not exceed  $V_{CC}$ . Inputs are SSTL\_2 type with  $V_{REF}$  normally at  $0.5^*V_{DDQ}$ . The outputs support class I which can be used for standard stub-series applications or capacitive loads. Master reset (RESET) asynchronously resets all registers to zero.

The SSTVF16857 is intended to be incorporated into standard DIMM (Dual In-Line Memory Module) designs defined by JEDEC, such as DDR (Double Data Rate) SDRAM or SDRAM II Memory Modules. Different from traditional SDRAM, DDR SDRAM transfers data on both clock edges (rising and falling), thus doubling the peak bus bandwidth. A DDR DRAM rated at 166 MHz will have a burst rate of 333 MT/s (mega-transfers per second). The modules require between 23 and 27 registered control and address lines, so two 14-bit wide devices will be used on each module. The SSTVF16857 is intended to be used for SSTL\_2 input and output signals.

The device data inputs consist of differential receivers. One differential input is tied to the input pin while the other is tied to a reference input pad, which is shared by all inputs.

The clock input is fully differential to be compatible with DRAM devices that are installed on the DIMM. However, since the control inputs to the SDRAM change at only half the data rate, the device must only change state on the positive transition of the CLK signal. In order to be able to provide defined outputs from the device even before a stable clock has been supplied, the device must support an asynchronous input pin (reset), which when held to the LOW state will assume that all registers are reset to the LOW state and all outputs drive a LOW signal as well.

### PIN CONFIGURATION



### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_{r} = t_{f} \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay; CLK to Qn	$C_L = 30 \text{ pF}; V_{DDQ} = 2.5 \text{ V}$	1.9	ns
C <sub>I</sub>	Input capacitance	V <sub>CC</sub> = 2.5 V	2.9	pF

## DDR PC1600-PC3200 14-bit SSTL\_2 registered driver with differential clock inputs

SSTVF16857

### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DWG NUMBER
48-Pin Plastic TSSOP Type I	0 to +70 °C	SSTVF16857DGG	SOT362-1
48-Pin Plastic TSSOP (TVSOP)	0 to +70 °C	SSTVF16857DGV	SOT480-1
56-Ball Plastic VFBGA	0 to +70 °C	SSTVF16857EV	SOT702-1

### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION		
34	RESET	LVCMOS asynchronous master reset (Active LOW)		
48, 47, 44, 43, 42, 41, 40, 33, 32, 31, 30, 29, 26, 25	D1 - D14	SSTL_2 data inputs		
1, 2, 5, 6, 7, 10, 11, 14, 15, 18, 19, 20, 23, 24	Q1 - Q14	SSTL_2 data outputs		
35	V <sub>REF</sub>	SSTL_2 input reference level		
3, 8, 13, 17, 22, 27, 36, 46	GND	Ground (0 V)		
28, 37, 45	V <sub>CC</sub>	Positive supply voltage		
4, 9, 12, 16, 21	$V_{DDQ}$	Output supply voltage		
38 39	CLK+ CLK-	Differential clock inputs		

### **FUNCTION TABLE**

	INPUTS								
RESET	CLK	CLK	D	Q					
L	Х	Х	Х	L					
Н	<b>\</b>	1	Н	Н					
Н	$\downarrow$	<b>↑</b>	L	L					
Н	L or H	L or H	Х	$Q_0$					

H = High voltage level


L = High voltage level

↓ = High-to-Low transition

↑ = Low-to-High transition

X = Don't care

### **LOGIC DIAGRAM**



### DDR PC1600-PC3200 14-bit SSTL\_2 registered driver with differential clock inputs

SSTVF16857

### **BALL CONFIGURATION**

	1	2	3	4	5	6
Α	Q1	NC	NC	NC	NC	D1
В	GND	Q2	V <sub>CC</sub>	V <sub>CC</sub>	D2	GND
С	Q4	Q3	Q5	D5	D3	D4
D	V <sub>CC</sub>	GND	Q6	CLK-	D6	D7
Е	V <sub>CC</sub>	Q7			CLK+	V <sub>CC</sub>
F	GND	Q8			$V_{REF}$	GND
G	V <sub>CC</sub>	GND	Q9	RESET	D9	D8
Н	Q11	Q12	Q10	D10	D12	D11
J	GND	Q13	V <sub>CC</sub>	V <sub>CC</sub>	D13	GND
К	Q14	NC	NC	NC	NC	D14

SW00952

### ABSOLUTE MAXIMUM RATINGS1

CVMDOL	DADAMETED	CONDITION	I	LIMITS		
SYMBOL	PARAMETER CONDITION		MIN	MAX	UNIT	
$V_{CC}$	DC supply voltage		-0.5	+4.6	V	
I <sub>IK</sub>	DC input diode current	V <sub>1</sub> < 0	_	-50	mA	
$V_{I}$	DC input voltage <sup>3</sup>		-0.5	V <sub>DDQ</sub> + 0.5	V	
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	_	-50	mA	
V <sub>OUT</sub>	DC output voltage <sup>3</sup>		-0.5	V <sub>DDQ</sub> + 0.5	V	
	DC output current	$V_O = 0$ to $V_{DDQ}$	_	±50	A	
I <sub>OUT</sub>	Continuous current <sup>4</sup>	V <sub>CC</sub> , V <sub>DDQ</sub> , or GND	_	±100	mA	
T <sub>stg</sub>	Storage temperature range <sup>2</sup>		-65	+150	°C	

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
   The continuous current at V<sub>CC</sub>, V<sub>DDQ</sub>, or GND should not exceed ±100 mA.

### DDR PC1600-PC3200 14-bit SSTL\_2 registered driver with differential clock inputs

SSTVF16857

### RECOMMENDED OPERATING CONDITIONS<sup>1</sup>

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.3	2.5	2.7	V
$V_{DDQ}$	Output supply voltage		2.3	2.5	2.7	V
\/	Reference voltage	PC1600-PC2700	1.15	1.25	1.35	V
$V_{REF}$	$(V_{REF} = 0.5 \times V_{DDQ})$	PC3200	1.25	1.30	1.35	V
$V_{TT}$	Termination voltage		V <sub>REF</sub> - 40 mV	$V_{REF}$	V <sub>REF</sub> + 40 mV	V
$V_{I}$	Input voltage		0	_	V <sub>CC</sub>	V
$V_{IH}$	AC HIGH-level input voltage	All inputs	V <sub>REF</sub> + 310 mV	_	_	V
$V_{IL}$	AC LOW-level input voltage	All inputs	_	_	V <sub>REF</sub> - 310 mV	V
$V_{IH}$	DC HIGH-level input voltage	All inputs	V <sub>REF</sub> + 150 mV	_	V <sub>DDQ</sub> + 0.5 V	V
$V_{IL}$	DC LOW-level input voltage	All inputs	V <sub>SS</sub> - 0.5 V	_	V <sub>REF</sub> - 150 mV	V
I <sub>OH</sub>	HIGH-level output current		_	_	-20	mA
I <sub>OL</sub>	LOW-level output current		_	_	20	mA
T <sub>amb</sub>	Operating free-air temperature range		0	_	70	°C

### DC ELECTRICAL CHARACTERISTICS—PC1600-PC2700

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

			LIMITS				
SYMBOL	PARAMETER	TEST CONDI	IONS Temp = 0 to +70 °C		°C	UNIT	
				MIN	TYP <sup>2</sup>	MAX	
V <sub>IK</sub>	I/O supply voltage	$V_{CC} = 2.3 \text{ V; I}_{I} = -18 \text{ mA}$		_	_	-1.2	
\/	LIICI I lovel cutout veltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V; } I_{OH} = -100$	μΑ	V <sub>CC</sub> - 0.2	_	_	V
Voн	HIGH-level output voltage	$V_{CC} = 2.3 \text{ V}; I_{OH} = -16 \text{ mA}$		1.95	_	_	
M	LOW lavel autout valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V; } I_{OL} = 100 \mu$	A	_	_	0.2	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = 2.3 V; I <sub>OL</sub> = 16 mA		_	_	0.35	V
$V_{CMR}$	CLK, CLK	Common mode range for reliable	Common mode range for reliable performance		_	1.53	V
$V_{PPmim}$	CLK, CLK	Minimum peak-to-peak input to en	nsure logic state	_	_	360	mV
	Data inputa DECET	V <sub>CC</sub> = 2.7 V; V <sub>I</sub> = 1.7 V or 0.8 V	_	0.01	±5		
	Data inputs, RESET	$V_{CC} = 2.7 \text{ V}; V_I = 2.7 \text{ V or } 0 \text{ V}$	V <sub>REF</sub> = 1.15 V or 1.35 V	_	0.01	±5	μΑ
l <sub>l</sub>	CLK, CLK	V <sub>CC</sub> = 2.7 V; V <sub>I</sub> = 1.7 V or 0.8 V	\\ 1.45\\\ or 1.25\\\	_	0.05	±5	
	CLK, CLK	V <sub>CC</sub> = 2.7 V; V <sub>I</sub> = 2.7 V or 0 V	V <sub>REF</sub> = 1.15 V or 1.35 V	_	0.05	±5	μΑ
	V <sub>REF</sub>	V <sub>CC</sub> = 2.7 V	V <sub>REF</sub> = 1.15 V or 1.35 V	_	0.05	±5	μΑ
	Quiescent supply current	$V_{CC} = 2.7 \text{ V}; V_I = 1.7 \text{ V or } 0.8 \text{ V}$	RESET = GND	_	0.5	10	μΑ
I <sub>CC</sub>	CLK and CLK in opposite state <sup>1</sup>	$V_{CC} = 2.7 \text{ V}; V_I = 2.7 \text{ V or } 0 \text{ V}$	RESET = V <sub>CC</sub>	_	10	25	mA
Data inputs	Data inputs	$V_I = V_{REF} \pm 310 \text{ mV},$ $V_{CC} = 2.5 \text{ V}$	V <sub>REF</sub> = 1.15 V or 1.35 V	2.5	2.9	3.4	
C <sub>I</sub>	CLK, CLK	$V_{ICR} = 1.25 \text{ V}, V_{I(PP)} = 360 \text{ mV}, V_{CC} = 2.5 \text{ V}$	V <sub>REF</sub> = 1.15 V or 1.35 V	2.5	2.9	3.4	pF
	RESET	$V_I = V_{CC}$ or GND, $V_{CC} = 2.5 \text{ V}$	V <sub>REF</sub> = 1.15 V or 1.35 V	2.5	2.9	3.4	

### NOTES:

<sup>1.</sup> Unused control inputs must be held HIGH or LOW to prevent them from floating.

When CLK and CLK are HIGH, typical I<sub>CC</sub> = 25 mA.
 All typical values are at V<sub>CC</sub> = 2.5 V and T<sub>amb</sub> = 25 °C (unless otherwise specified).

### DDR PC1600-PC3200 14-bit SSTL\_2 registered driver with differential clock inputs

SSTVF16857

### DC ELECTRICAL CHARACTERISTICS—PC3200

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

			LIMITS Temp = 0 to +70 °C			UNIT	
SYMBOL	PARAMETER	TEST CONDITIONS					
				MIN	TYP <sup>2</sup>	MAX	
V <sub>IK</sub>	I/O supply voltage	$V_{CC} = 2.5 \text{ V}; I_{I} = -18 \text{ mA}$		_	_	-1.2	
V	LIICI I lovel output veltage	$V_{CC} = 2.5 \text{ V to } 2.7 \text{ V; } I_{OH} = -100$	μΑ	V <sub>CC</sub> - 0.2	_	_	V
Voн	HIGH-level output voltage	$V_{CC} = 2.5 \text{ V}; I_{OH} = -16 \text{ mA}$		1.95	_	_	
\/	LOW-level output voltage	$V_{CC} = 2.5 \text{ V to } 2.7 \text{ V; } I_{OL} = 100 \mu$	A	_	_	0.2	V
V <sub>OL</sub>	LOvv-level output voltage	$V_{CC} = 2.5 \text{ V}; I_{OL} = 16 \text{ mA}$		_	_	0.35	·
$V_{CMR}$	CLK, CLK	Common mode range for reliable	performance	0.97	_	1.53	V
$V_{PPmim}$	CLK, CLK	Minimum peak-to-peak input to en	Minimum peak-to-peak input to ensure logic state		_	360	mV
	Data inputa DECET	$V_{CC} = 2.7 \text{ V}; V_I = 1.7 \text{ V or } 0.8 \text{ V}$	V <sub>REF</sub> = 1.25 V or 1.35 V	_	0.01	±5	
	Data inputs, RESET	$V_{CC} = 2.7 \text{ V}; V_I = 2.7 \text{ V or } 0 \text{ V}$		_	0.01	±5	μΑ
Ιį	CLK, CLK	$V_{CC} = 2.7 \text{ V}; V_I = 1.7 \text{ V or } 0.8 \text{ V}$	\/ - 1.25 \/ or 1.25 \/	_	0.05	±5	
	CLK, CLK	$V_{CC} = 2.7 \text{ V}; V_I = 2.7 \text{ V or } 0 \text{ V}$	V <sub>REF</sub> = 1.25 V or 1.35 V	_	0.05	±5	μΑ
	V <sub>REF</sub>	V <sub>CC</sub> = 2.7 V	V <sub>REF</sub> = 1.25 V or 1.35 V	_	0.05	±5	μΑ
	Quiescent supply current	$V_{CC} = 2.7 \text{ V}; V_I = 1.7 \text{ V or } 0.8 \text{ V}$	RESET = GND	_	0.5	10	μΑ
I <sub>CC</sub>	CLK and CLK in opposite state <sup>1</sup>	$V_{CC} = 2.7 \text{ V}; V_I = 2.7 \text{ V or } 0 \text{ V}$	RESET = V <sub>CC</sub>	_	10	25	mA
	Data inputs	$V_{I} = V_{REF} \pm 310 \text{ mV},$ $V_{CC} = 2.6 \text{ V}$	V <sub>REF</sub> = 1.25 V or 1.35 V	2.5	2.9	3.4	
C <sub>I</sub>	CLK, CLK	$V_{ICR} = 1.25 \text{ V}, V_{I(PP)} = 360 \text{ mV}, V_{CC} = 2.6 \text{ V}$	V <sub>REF</sub> = 1.25 V or 1.35 V	2.5	2.9	3.4	pF
	RESET	$V_I = V_{CC}$ or GND, $V_{CC} = 2.6 \text{ V}$	V <sub>REF</sub> = 1.25 V or 1.35 V	2.5	2.9	3.4	

### TIMING REQUIREMENTS—PC1600-PC2700

Over recommended operating conditions;  $T_{amb} = 0$  to +70 °C (unless otherwise noted) (see Figure 1)

			LIM	ITS	_	
SYMBOL	PARAMETER	TEST CONDITIONS	$V_{CC} = 2.5$	UNIT		
			MIN	MAX		
f <sub>clock</sub>	Clock frequency		_	200	MHz	
t <sub>w</sub>	Pulse duration, CLK, CLK HIGH or LO	oW .	1.0		ns	
4	Sotup time	Data before CLK↑, <del>CLK</del> ↓	0.2	_	no	
l <sub>Su</sub>	Setup time	RESET HIGH before CLK↑, CLK↓	0.8	_	ns	
t <sub>h</sub>	Hold time		0.75	_	ns	

### **TIMING REQUIREMENTS—PC3200**

Over recommended operating conditions; Tamb = 0 to +70 °C (unless otherwise noted) (see Figure 1)

			LIM	UNIT	
SYMBOL	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 2.5		
			MIN	MAX	
f <sub>clock</sub>	Clock frequency	Clock frequency			MHz
t <sub>w</sub>	Pulse duration, CLK, CLK HIGH or LC	oW .	1.0	_	ns
	Cotup time	Data before CLK↑, CLK↓	0.2	_	20
t <sub>su</sub>	Setup time	RESET HIGH before CLK↑, CLK↓	0.8	_	ns
t <sub>h</sub>	Hold time		0.75	_	ns

When CLK and CLK are HIGH, typical I<sub>CC</sub> = 25 mA.
 All typical values are at V<sub>CC</sub> = 2.6 V and T<sub>amb</sub> = 25 °C (unless otherwise specified).

# DDR PC1600-PC3200 14-bit SSTL\_2 registered driver with differential clock inputs

SSTVF16857

### SWITCHING CHARACTERISTICS—PC1600-PC2700

Over recommended operating conditions;  $T_{amb}$  = 0 to +70 °C;  $V_{DDQ}$  = 2.3 - 2.7 V and  $V_{DDQ}$  does not exceed  $V_{CC}$ . Class I,  $V_{REF}$  =  $V_{TT}$  =  $V_{DDQ} \times$  0.5 and  $C_L$  = 10 pF (unless otherwise noted) (see Figure 1)

			LIM		
SYMBOL	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$ = 2.5 V $\pm$ 0.2 V		UNIT
	(	(INFOT) (GOTFOT) MIN	MIN	MAX	
f <sub>max</sub>	Maximum clock frequency		200	_	MHz
t <sub>PLH</sub> /t <sub>PHL</sub>	CLK and CLK	Q	1.0	2.6	ns
t <sub>PHL</sub>	RESET	Q	2.0	4.0	ns

### **SWITCHING CHARACTERISTICS—PC3200**

Over recommended operating conditions;  $T_{amb}$  = 0 to +70 °C;  $V_{DDQ}$  = 2.3 - 2.7 V and  $V_{DDQ}$  does not exceed  $V_{CC.}$  Class I,  $V_{REF}$  =  $V_{TT}$  =  $V_{DDQ} \times 0.5$  and  $C_L$  = 10 pF (unless otherwise noted) (see Figure 1)


			LIM	IITS	
SYMBOL	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5	UNIT	
	( 5.7)	(6611.61)	MIN	MAX	
f <sub>max</sub>	Maximum clock frequency		210	_	MHz
t <sub>PLH</sub> /t <sub>PHL</sub>	CLK and CLK	Q	1.0	2.6	ns
t <sub>PHL</sub>	RESET	Q	2.0	4.0	ns

# DDR PC1600-PC3200 14-bit SSTL\_2 registered driver with differential clock inputs


SSTVF16857

### PARAMETER MEASUREMENT INFORMATION


### **AC WAVEFORMS**




Waveform 1. Propagation delay times



Waveform 2. Propagation delay RESET to output.



Waveform 3. Pulse duration



Waveform 4. Setup and hold times

### **TEST CIRCUIT**





Figure 1. Load circuitry

# DDR PC1600-PC3200 14-bit SSTL\_2 registered driver with differential clock inputs

SSTVF16857

### TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1



### DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bр	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	>	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	ENCES		EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT362-1		MO-153				<del>-95-02-10</del> 99-12-27	

## DDR PC1600-PC3200 14-bit SSTL\_2 registered driver with differential clock inputs

SSTVF16857

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 4.4 mm; lead pitch 0.4 mm

SOT480-1



### **DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	ь <sub>р</sub>	O	D (1)	E <sup>(2)</sup>	е	HE	L	Lр	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.85	0.25	0.23 0.13	0.20 0.09	9.80 9.60	4.50 4.30	0.40	6.60 6.20	1.00	0.70 0.50	0.40 0.30	0.20	0.07	0.08	0.40 0.10	8° 0°

### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES		EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUEDATE	
SOT480-1		MO-153				<del>-97-03-20-</del> 99-12-27	

### DDR PC1600-PC3200 14-bit SSTL\_2 registered driver with differential clock inputs

SSTVF16857

VFBGA56: plastic very thin fine-pitch ball grid array package; 56 balls; body 4.5 x 7 x 0.65 mm

SOT702-1



OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT702-1		MO-225			<del>-01-06-06</del> 01-06-25

# DDR PC1600-PC3200 14-bit SSTL\_2 registered driver with differential clock inputs

SSTVF16857

### **REVISION HISTORY**

Rev	Date	Description
_1	20030919	Product data (9397 750 12077); ECN 853-2405 30362 dated 18 September 2003.

# DDR PC1600-PC3200 14-bit SSTL\_2 registered driver with differential clock inputs

SSTVF16857

### **Data sheet status**

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definitions
ı	Objective data	Development	This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### **Contact information**

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to:

sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2003 All rights reserved. Printed in U.S.A.

Date of release: 09-03

Document order number: 9397 750 12077

Let's make things better.

Philips Semiconductors



