

MC74AC153, MC74ACT153

Dual 4-Input Multiplexer

The MC74AC153/74ACT153 is a high-speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the MC74AC153/74ACT153 can act as a function generator and generate any two functions of three variables.

- Outputs Source/Sink 24 mA
- 'ACT153 Has TTL Compatible Inputs
- These are Pb-Free Devices




Figure 1. Pinout: 16-Lead Packages Conductors
(Top View)

PIN ASSIGNMENT

PIN	FUNCTION
I _{0a} -I _{3a}	Side A Data Inputs
I _{0b} -I _{3b}	Side B Data Inputs
S ₀ , S ₁	Common Select Inputs
Ē _a	Side A Enable Input
Ē _b	Side B Enable Input
Z _a	Side A Output
Z _b	Side B Output

TRUTH TABLE

Select Inputs		Inputs (a or b)					Output
S ₀	S ₁	Ē	I ₀	I ₁	I ₂	I ₃	Z
X	X	H	X	X	X	X	L
L	L	L	L	X	X	X	L
L	L	L	H	X	X	X	H
H	L	L	X	L	X	X	L
H	L	L	X	H	X	X	H
L	H	L	X	X	L	X	L
L	H	L	X	X	H	X	H
H	H	L	X	X	X	L	L
H	H	L	X	X	X	H	H

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS



xxx = AC or ACT
A = Assembly Location
WL or L = Wafer Lot
Y = Year
WW or W = Work Week
G or ▀ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

MC74AC153, MC74ACT153

FUNCTIONAL DESCRIPTION





Figure 2. Logic Symbol

The MC74AC153/74ACT153 is a dual 4–input multiplexer. It can select two bits of data from up to four sources under the control of the common Select inputs (S_0 , S_1). The two 4–input multiplexer circuits have individual active–LOW Enables (\bar{E}_a , \bar{E}_b) which can be used to strobe the outputs independently. When the Enables (\bar{E}_a , \bar{E}_b) are HIGH, the corresponding outputs (Z_a , Z_b) are forced LOW. The MC74AC153/74ACT153 is the logic implementation of a 2–pole, 4–position switch, where the position of the switch is determined by the logic levels supplied to the two Select inputs. The logic equations for the outputs are shown below.

$$Z_a = \bar{E}_a \cdot (I_{0a} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1a} \cdot \bar{S}_1 \cdot S_0 + I_{2a} \cdot \bar{S}_0 + I_{3a} \cdot S_1 \cdot S_0)$$

$$Z_b = \bar{E}_b \cdot (I_{0b} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1b} \cdot \bar{S}_1 \cdot S_0 + I_{2b} \cdot \bar{S}_0 + I_{3b} \cdot S_1 \cdot S_0)$$



NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3. Logic Diagram

MC74AC153, MC74ACT153

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V_{CC}	DC Supply Voltage	-0.5 to +7.0	V	
V_I	DC Input Voltage	$-0.5 \leq V_I \leq V_{CC} + 0.5$	V	
V_O	DC Output Voltage (Note 1)	$-0.5 \leq V_O \leq V_{CC} + 0.5$	V	
I_{IK}	DC Input Diode Current	± 20	mA	
I_{OK}	DC Output Diode Current	± 50	mA	
I_O	DC Output Sink/Source Current	± 50	mA	
I_{CC}	DC Supply Current per Output Pin	± 50	mA	
I_{GND}	DC Ground Current per Output Pin	± 50	mA	
T_{STG}	Storage Temperature Range	-65 to +150	°C	
T_L	Lead temperature, 1 mm from Case for 10 Seconds	260	°C	
T_J	Junction temperature under Bias	+150	°C	
θ_{JA}	Thermal Resistance (Note 2)	SOIC TSSOP 69.1 103.8	°C/W	
P_D	Power Dissipation in Still Air at 65°C (Note 3)	SOIC TSSOP 500 500	mW	
MSL	Moisture Sensitivity	Level 1		
F_R	Flammability Rating	Oxygen Index: 30% – 35%	UL 94 V-0 @ 0.125 in	
V_{ESD}	ESD Withstand Voltage	Human Body Model (Note 4) Machine Model (Note 5) Charged Device Model (Note 6)	> 2000 > 200 > 1000	V
$I_{Latch-Up}$	Latch-Up Performance Above V_{CC} and Below GND at 85°C (Note 7)	± 100	mA	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I_O absolute maximum rating must be observed.
2. The package thermal impedance is calculated in accordance with JESD51-7.
3. 500 mW at 65°C; derate to 300 mW by 10 mW/ from 65°C to 85°C.
4. Tested to EIA/JESD22-A114-A.
5. Tested to EIA/JESD22-A115-A.
6. Tested to JESD22-C101-A.
7. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Typ	Max	Unit
V_{CC}	Supply Voltage	'AC	2.0	5.0	6.0
		'ACT	4.5	5.0	5.5
V_{IN}, V_{OUT}	DC Input Voltage, Output Voltage (Ref. to GND)	0	-	V_{CC}	V
t_r, t_f	Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	$V_{CC} @ 3.0$ V	-	150	-
		$V_{CC} @ 4.5$ V	-	40	-
		$V_{CC} @ 5.5$ V	-	25	-
t_r, t_f	Input Rise and Fall Time (Note 2) 'ACT Devices except Schmitt Inputs	$V_{CC} @ 4.5$ V	-	10	-
		$V_{CC} @ 5.5$ V	-	8.0	-
T_J	Junction Temperature (PDIP)	-	-	140	°C
T_A	Operating Ambient Temperature Range	-40	25	85	°C
I_{OH}	Output Current – High	-	-	-24	mA
I_{OL}	Output Current – Low	-	-	24	mA

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

1. V_{IN} from 30% to 70% V_{CC} ; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. V_{IN} from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

MC74AC153, MC74ACT153

DC CHARACTERISTICS

Symbol	Parameter	V _{CC} (V)	74AC		74AC	Unit	Conditions
			T _A = +25°C		T _A = -40°C to +85°C		
			Typ	Guaranteed Limits			
V _{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	I _{OUT} = -50 μA
		3.0 4.5 5.5	— — —	2.56 3.86 4.86	2.46 3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} I _{OH} -12 mA -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	I _{OUT} = 50 μA
		3.0 4.5 5.5	— — —	0.36 0.36 0.36	0.44 0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} I _{OL} 12 mA 24 mA 24 mA
I _{IN}	Maximum Input Leakage Current	5.5	—	±0.1	±1.0	μA	V _I = V _{CC} , GND
I _{OLD}	†Minimum Dynamic Output Current	5.5	—	—	75	mA	V _{OLD} = 1.65 V Max
I _{OHD}		5.5	—	—	-75	mA	V _{OHD} = 3.85 V Min
I _{CC}	Maximum Quiescent Supply Current	5.5	—	8.0	80	μA	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

NOTE: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}.

AC CHARACTERISTICS

Symbol	Parameter	V _{CC} * (V)	74AC			74AC	Unit	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min		
t _{PLH}	Propagation Delay S _n to Z _n	3.3 5.0	2.5 2.0	9.5 6.5	15.0 11.0	2.5 2.0	17.5 12.5	ns 3-6
t _{PHL}	Propagation Delay S _n to Z _n	3.3 5.0	3.0 2.5	8.5 6.5	14.5 11.0	2.5 2.0	16.5 12.0	ns 3-6
t _{PLH}	Propagation Delay E _n to Z _n	3.3 5.0	2.5 1.5	8.0 5.5	13.5 9.5	2.0 1.5	16.0 11.0	ns 3-6
t _{PHL}	Propagation Delay E _n to Z _n	3.3 5.0	2.5 2.0	7.0 5.0	11.0 8.0	2.0 1.5	12.5 9.0	ns 3-6
t _{PLH}	Propagation Delay I _n to Z _n	3.3 5.0	2.5 1.5	7.5 5.5	12.5 9.0	2.0 1.5	14.5 10.5	ns 3-5
t _{PHL}	Propagation Delay I _n to Z _n	3.3 5.0	1.5 1.5	7.0 5.0	11.5 8.5	1.5 1.5	13.0 10.0	ns 3-5

*Voltage Range 3.3 V is 3.3 V ±0.3 V.

*Voltage Range 5.0 V is 5.0 V ±0.5 V.

MC74AC153, MC74ACT153

DC CHARACTERISTICS

Symbol	Parameter	V _{CC} (V)	74ACT		74ACT	Unit	Conditions
			T _A = +25°C		T _A = -40°C to +85°C		
			Typ	Guaranteed Limits			
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1 V or V _{CC} - 0.1 V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I _{OUT} = -50 μA
		4.5 5.5	- -	3.86 4.86	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} I _{OH} -24 mA -24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5	- -	0.36 0.36	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} I _{OL} 24 mA 24 mA
I _{IN}	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μA	V _I = V _{CC} , GND
ΔI _{CCT}	Additional Max. I _{CC} /Input	5.5	0.6	-	1.5	mA	V _I = V _{CC} - 2.1 V
I _{OLD}	†Minimum Dynamic Output Current	5.5	-	-	75	mA	V _{OLD} = 1.65 V Max
I _{OHD}		5.5	-	-	-75	mA	V _{OHD} = 3.85 V Min
I _{CC}	Maximum Quiescent Supply Current	5.5	-	8.0	80	μA	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS

Symbol	Parameter	V _{CC} * (V)	74ACT			74ACT	Unit	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min		
t _{PLH}	Propagation Delay S _n to Z _n	5.0	3.0	7.0	11.5	2.0	13.5	ns 3-6
t _{PHL}	Propagation Delay S _n to Z _n	5.0	3.0	7.0	11.5	2.5	13.5	ns 3-6
t _{PLH}	Propagation Delay Ē _n to Z _n	5.0	2.0	6.5	10.5	2.0	12.5	ns 3-6
t _{PHL}	Propagation Delay Ē _n to Z _n	5.0	3.0	6.0	9.5	2.5	11.0	ns 3-6
t _{PLH}	Propagation Delay I _n to Z _n	5.0	2.5	5.5	9.5	2.0	11.0	ns 3-5
t _{PHL}	Propagation Delay I _n to Z _n	5.0	2.0	5.5	9.5	2.0	11.0	ns 3-5

*Voltage Range 5.0 V is 5.0 V ±0.5 V.

CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	65	pF	V _{CC} = 5.0 V

MC74AC153, MC74ACT153

ORDERING INFORMATION


Device Order Number	Package	Shipping [†]
MC74AC153DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74AC153DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74AC153DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel
MC74ACT153DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74ACT153DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74ACT153DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MC74AC153, MC74ACT153

PACKAGE DIMENSIONS

**SOIC-16
D SUFFIX
CASE 751B-05
ISSUE K**




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.80	10.00	0.386	0.393
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

SOLDERING FOOTPRINT*




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MC74AC153, MC74ACT153

PACKAGE DIMENSIONS

**TSSOP-16
DT SUFFIX
CASE 948F
ISSUE B**




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.90	5.10	0.193	0.200
B	4.30	4.50	0.169	0.177
C	---	1.20	---	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
H	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252	BSC
M	0°	8°	0°	8°

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MC74AC153, MC74ACT153

ON Semiconductor and the  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada

Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local
Sales Representative