Data Sheet, V 1.0, May 2003

THEFT?

C868 8-Bit Single-Chip Microcontroller

Microcontrollers

Never stop thinking.

Edition 2003-05 Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany © Infineon Technologies AG 2003. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

C868 8-Bit Single-Chip Microcontroller

Microcontrollers

Never stop thinking.

C868

Revision History: 2003-05 V 1.0

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com

8-Bit Single-Chip Microcontroller C868 C800 Family

C868

Advance Information

- C800 core :
	- –Fully compatible to standard 8051 microcontroller
	- –Superset of the 8051 architecture with 8 datapointers
- 40 MHz internal CPU clock –external clock of 6.67 - 10.67 MHz at 50% duty cycle –300 ns instruction cycle time (@37.5 MHz CPU clock)
- 8 Kbyte on-chip Program ROM for C868-1R and 8 KByte on-chip Program RAM for C868-1S
- In-system programming support for programming the XRAM(C868-1R) or XRAM/ Program RAM(C868-1S)
	- –This feature is realized through 4KB Boot ROM
- 256 byte on-chip RAM
- 256 byte on-chip XRAM

(further features are on the next page)

Figure 1 C868 Functional Units

- One 8-bit and one 5 bits general purpose push-pull I/O ports
	- Enhanced sink current of 10 mA on Port 1/3 (total max current of 43 mA $@$ 100^oC)
- Three 16-bit timers/counters –Timer 0 / 1 (C501 compatible)
	- –Timer 2 (up/down counter feature)
	- –Timer 1 or 2 can be used for serial baudrate generator
- Capture/compare unit for PWM signal generation –3-channel, 16-bit capture/compare unit –1-channel, 16-bit compare unit
- Full duplex serial interface (UART)
- 5 channel 8-bit A/D Converter – Start of conversion can be synchronized to capture/compare timer 12/13.
- 13 interrupt vectors with four priority levels
- Programmable 16-bit Watchdog Timer
- Brown out detection
- Power Saving Modes
	- –Slow-down mode
	- –Idle mode (can be combined with slow-down mode)
	- –Power-down mode with wake up capability through INT0 or RxD pins.
- Single power supply of 3.3V, internal voltage regulator for core voltage of 2.5V.
- P-DSO-28-1, P-TSSOP-38-1 packages
- Temperature ranges:

SAF-C868-1RR BA, SAF-C868-1SR BA, SAF-C868-1RG BA, SAF-C868-1SG BA, SAF-C868A-1RR BA, SAF-C868A-1SR BA, SAF-C868A-1RG BA, SAF-C868A-1SG BA, SAF-C868P-1SR BA, SAF-C868P-1SG BA $T_A = -40$ to 85 °C

SAK-C868-1RR BA, SAK-C868-1SR BA, SAK-C868-1RG BA, SAK-C868-1SG BA, SAK-C868A-1RR BA, SAK-C868A-1SR BA, SAK-C868A-1RG BA, SAK-C868A-1SG BA, SAK-C868P-1SR BA, SAK-C868P-1SG BA $T_A = -40$ to 125 ^oC

Figure 2 Logic Symbol

Figure 3 C868 Pin Configuration P-TSSOP-38 Package (top view**)**

Table 1 Pin Definitions and Functions

*)I=Input

O=Output

*)I=Input

O=Output

Table 1 Pin Definitions and Functions

*)I=Input

O=Output

Figure 5 Block Diagram of the C868

C868

CPU

The C868 is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44% one-byte, 41% two-byte, and 15% three-byte instructions. With a 10.67 MHz external crystal (giving a 40MHz CPU clock), 58% of the instructions execute in 300 ns.

PSW Program Status Word Register *COMB* **EXECUTE:** $[Reset value: 00_H]$

Memory Organization

The C868 CPU manipulates operands in the following five address spaces:

– up to 8 Kbyte of RAM internal program memory : 8K ROM for C868-1R

: 8K RAM for C868-1S

- 4 Kbyte of internal Self test and Boot ROM
- 256 bytes of internal data memory
- 256 bytes of internal XRAM data memory
- 128 byte special function register area

[Figure 0-1](#page-13-0) illustrates the memory address spaces of the C868.

Figure 0-1 C868 Memory Map

The various chip modes supported are shown in **[Figure 6](#page-14-0)**.

Figure 6 Entry and exit of Chip Modes

A valid hardware reset would, of course, override any of the above entry or exit procedures.

Bootstrap loader

The C868, includes a bootstrap mode, which is activated by setting the ALE/BSL pin at logic low with a pulldown and TxD pin at logic high with a pullup at the rising edge of the RESET. Or it can be entered by software, that is by setting BSLEN bit and resetting SWAP bit in SFR SYSCON1 accompany by an unlock sequence.

In the bootstrap mode, software routines of the bootstrap loader located in the boot ROM will be executed. Its purpose is to allow the easy and quick programming of the internal SRAM (0000 $_H$ to 1FFF $_H$) or XRAM (FF00 $_H$ to FFFF $_H$) via serial interface (UART) while the MCU is in-circuit. It also provides a way to program SRAM or XRAM through bootstrapping from an external SPI or I2C EEPROM.

The first action of the bootstrap loader is to detect the presence of EEPROM and its type, SPI or I2C, and check the first byte of the serial E EPROM. If the first byte is $0A5_H$, the MCU would enter Phase A to download from the EEPROM. Otherwise, it will enter Phase B to establish a serial communication with the connected host. Bootstrapping from the serial EEPROM can also be done in phase B if it is invoked by the host.

Phase B consists of two functional parts that represent two phases:

- Phase I: Establish a serial connection and automatically synchronize to the transfer speed (baud rate) of the serial communication partner (host).
- Phase II: Perform the serial communication with the host. The host controls the communication by sending special header information, which select one of the working modes. These modes are:

Table 4 Serial Communication Modes of Phase B

The phases of the bootstrap loader are illustrated in **[Figure 7](#page-17-0)**.

Figure 7 The phases of the Bootstrap Loader

The serial communication is activated in phase B. Using a full duplex serial cable (RS232), the MCU must be connected to the serial port of the host computer as shown in **[Figure 8](#page-17-1)**.

Figure 9 EEPROM connections for a) SPI and b) I2C

C868

Reset and Brownout

The reset input is an active low input. An internal Schmitt trigger is used at the input for noise rejection. The RESET pin must be held low for at least tbd usec. But the CPU will only exit from reset condition after the PLL lock had been detected.

During RESET at transition from low to high, C868 will go into normal mode if ALE/BSL is high and bootstrap loading mode if ALE/BSL is low. A pullup to V_{DDP} or pulldown to ground is recommended for pin ALE/BSL. TXD should have a pullup to V_{DDP} and should not be stimulated externally during reset, as a logic low at this pin will cause the chip to go into test mode if ALE/BSL is low.

[Figure 10](#page-19-0) shows the possible reset circuits, note that the RESET pin does not have an internal pullup resistance.

Figure 10 Reset Circuitries

An on-chip analog circuit detects brownout, if the core voltage V_{DDC} dips below the threshold voltage $V_{\text{THRFSHOID}}$ momentarily while RESET pin is high. If this detection is active for tbd usec then the device will reset. When V_{DDC} recovers by exceeding $V_{THRESHOID}$ while RESET is high, the reset is released once PLL is locked for 4096 clocks. Bit BO in the PMCON0 register is set when brownout detected if brownout detection was enabled, this bit is cleared by hardware reset RESET and software. All ports are tristated during brownout.

The $V_{\text{THRESHOID}}$ has a nominal value of 1.47V, a minimum value of 1.1V and a maximum value of 1.8V.

Clock system

The C868 clock system consist of the on-chip oscillator, PLL and multiplexer stage. The programmable Slow Down Divider (SDD) divides the PLL output clock frequency by a factor of 1...32 which is specified via CMCON.REL. The system clock is switched from the PLL output to the output from the SDD when slowdown mode is selected.

Figure 11 Block Diagram of the Clock Generation

The PLL output frequency is determined by:

$$
f_{\text{PLL}} = f_{\text{VCO}} / \text{K} = \frac{15}{\text{K}} \times f_{\text{OSC}} \tag{1}
$$

The range for the VCO frequency is given by:

$$
100 \text{ MHz} \le f_{\text{VCO}} \le 160 \text{ MHz}
$$
 [2]

The relationship between the input frequency and VCO frequency is given by:

$$
f_{\text{VCO}} = 15 \times f_{\text{OSC}} \tag{3}
$$

This gives the range for the input frequency which is given by:

$$
6.67 \text{ MHz} \le f_{\text{OSC}} \le 10.67 \text{ MHz}
$$
 [4]

Table 5 Output Frequencies *f***PLL Derived from Various Output Factors**

 $1)$ These odd factors should not be used (not tested because off the unsymmetrical duty cycle).

2) Shaded combinations should not be used because they are above the maximum CPU frequency of 40MHz.

[Figure 12](#page-22-0) shows the recommended oscillator circuitries for crystal and external clock operation.

Figure 12 Recommended Oscillator Circuit

In this application the on-chip oscillator is used as a crystal-controlled, positivereactance oscillator (a more detailed schematic is given in **[Figure 13](#page-23-0)**). lt is operated in its fundamental response mode as an inductive reactor in parallel resonance with a capacitor external to the chip. The crystal specifications and capacitances are noncritical. In this circuit tbd pF can be used as single capacitance at any frequency together with a good quality crystal. A ceramic resonator can be used in place of the crystal in cost-critical applications. If a ceramic resonator is used, the two capacitors normally have different values depending on the oscillator frequency. We recommend consulting the manufacturer of the ceramic resonator for value specifications of these capacitors.

Figure 13 On-Chip Oscillator Circuitry

To drive the C868 with an external clock source, the external clock signal has to be applied to XTAL2, as shown in **[Figure 14](#page-23-1)**. XTAL1 has to be left unconnected. A pullup resistor is suggested (to increase the noise margin), but is optional if V_{OH} of the driving gate corresponds to the V_{H2} specification of XTAL2.

Figure 14 External Clock Source

C868

0.1 Special Function Registers

All registers, except the program counter and the four general purpose register banks, reside in the special function register area. The special function register area consists of two portions: the standard special function register area and the mapped special function register area. For accessing the mapped special function area, bit RMAP in special function register SYSCON0 must be set. All other special function registers are located in the standard special function register area which is accessed when RMAP is cleared ("0").

SYSCON0

System Control Register 0 b i Reset value: XX10XXX1B

The functions of the shaded bits are not described here

As long as bit RMAP is set, the mapped special function register area can be accessed. This bit is not cleared automatically by hardware. Thus, when non-mapped/mapped registers are to be accessed, the bit RMAP must be cleared/set respectively by software.

The 109 special function registers (SFR) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. All available SFRs whose address bits 0-2 are 0 (e.g. 80_H , 88_H , 90_H , ..., $F0_H$, $F8_H$) are bit- addressable. Totally there are 128 directly addressable bits within the SFR area.

All SFRs are listed in **[Table 6](#page-25-0)** and **[Table 7](#page-29-0)**.In **[Table 6](#page-25-0)** they are organized in groups which refer to the functional blocks of the C868-1R, C868-1S. **[Table 7](#page-29-0)** illustrates the contents (bits) of the SFRs

Block Symbol Name Address Contents after Reset C800 core ACC B DPH DPL DPSEL PSW SP **SCON SBUF** IEN0 IEN1 IEN2 IP0 IP1 **TCON** TMOD TL0 TL1 TH0 TH1 PCON **Accumulator** B-Register Data Pointer, High Byte Data Pointer, Low Byte Data Pointer Select Register Program Status Word Register Stack Pointer Serial Channel Control Register Serial Data Buffer Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Enable Register 2 Interrupt Priority Register 0 interrupt Priority Register 1 Timer 0/1 Control Register Timer Mode Register Timer 0, Low Byte Timer 1, Low Byte Timer 0, High Byte Timer 1, High Byte Power Control Register **E0H** 1) **F0H** 1) 83_H 82_H 84ப **D0H** 1) 81_H **98H** 1) 99_H **A8H** 1) $A9_H$ AAH **B8H** 1) AC_H **88H** 1) 89_H 8A_H $8B_H$ $8C_H$ $8D_H$ 87_H **00H 00H** 00_H 00_H 00_H **00H** 07_H **00H** 00_H **0X000000^B** 2) XXXXX000_{B²⁾} XX0000XX_{B²⁾} **XX000000^B** 2) XX000000_B²⁾ **00H** 00_H 00_H 00_H 00_H 00_H 0XXX0000_B ²⁾ System PMCON0 CMCON **EXICON** IRCON0 IRCON1 PMCON1 PMCON2 **SCUWDT** VERSION **SYSCON0** SYSCON1 Wake-up Control Register Clock Control Register External Interrupt Control Register External Interrupt Request Register Peripheral Interrupt Request Register Peripheral Management Ctrl Register Peripheral Management Status Register SCU/Watchdog Control Register ROM Version Register System Control Register 0 System Control Register 1 $8E_H$ $8F_H$ 91_H 92_H 93_H **E8H** 1) **F8H 1) C0H** 1) $F9_H$ AD_H AF_H XXX00000_B²⁾ 10011111_R XXXXXX00_{B²⁾} XXXXXX00_{B²⁾} XX0000X0_B2) **XXXXX000B** 2) **XXXXX000B** 2) **X0X00000B** 2) 00_H XX10XXX1_B2) 00XXX0X0_B2)

Table 6 Special Function Registers - Functional Blocks

1) Bit-addressable special function registers

2) "X" means that the value is undefined and the location is reserved

3) Register is mapped by bit RMAP in SYSCON0.4=1

Table 6 Special Function Registers - Functional Blocks (cont'd)

1) Bit-addressable special function registers

2) "X" means that the value is undefined and the location is reserved

3) Register is mapped by bit RMAP in SYSCON0.4=1

Table 6 Special Function Registers - Functional Blocks (cont'd)

1) Bit-addressable special function registers

2) "X" means that the value is undefined and the location is reserved

3) Register is mapped by bit RMAP in SYSCON0.4=1

Table 6 Special Function Registers - Functional Blocks (cont'd)

1) Bit-addressable special function registers

2) "X" means that the value is undefined and the location is reserved

3) Register is mapped by bit RMAP in SYSCON0.4=1

Table 7 Contents of the SFRs, SFRs in numeric order of their addresses

1) X means that the value is undefined and the location is reserved

2) This register is mapped with RMAP (SYSCON0.4)=0

3) This register is mapped with RMAP (SYSCON0.4)=1

1) X means that the value is undefined and the location is reserved

2) This register is mapped with RMAP (SYSCON0.4)=0

3) This register is mapped with RMAP (SYSCON0.4)=1 Shaded registers are bit-addressable special function registers

Table 7 Contents of the SFRs, SFRs in numeric order of their addresses

1) X means that the value is undefined and the location is reserved

2) This register is mapped with RMAP (SYSCON0.4)=0

3) This register is mapped with RMAP (SYSCON0.4)=1

Table 7 Contents of the SFRs, SFRs in numeric order of their addresses

1) X means that the value is undefined and the location is reserved

2) This register is mapped with RMAP (SYSCON0.4)=0

3) This register is mapped with RMAP (SYSCON0.4)=1

1) X means that the value is undefined and the location is reserved

2) This register is mapped with RMAP (SYSCON0.4)=0

3) This register is mapped with RMAP (SYSCON0.4)=1

Addr Reg-

Content Rit 7

Table 7 Contents of the SFRs, SFRs in numeric order of their addresses

1) X means that the value is undefined and the location is reserved

00_H T13IM COUT

T

63PS

MSEL 612

2) This register is mapped with RMAP (SYSCON0.4)=0

 00_H MSEL 613

3) This register is mapped with RMAP (SYSCON0.4)=1

Shaded registers are bit-addressable special function registers

TATL

 $F5H$ CMPS TATH

 $F6_H$ T12M SELL

 $F7_H$ T12M SELH T

CC60P S

MSEL 600

MSEL 620

T

CC61P S

MSEL 602

MSEL 622

COUT 61PS

MSEL 603

623

T

COUT 60PS

MSEL 601

MSEL 621

COUT 62PS

MSEL 611

00H –––– MSEL

CC62P S

MSEL 610

Table 7 Contents of the SFRs, SFRs in numeric order of their addresses

1) X means that the value is undefined and the location is reserved

2) This register is mapped with RMAP (SYSCON0.4)=0

3) This register is mapped with RMAP (SYSCON0.4)=1 Shaded registers are bit-addressable special function registers

Ports

The C868 has two kinds of ports. The first kind is push-pull ports instead of the traditional quasi-bidirectional ports. The ports belonging to this kind are lsb of port 1 which is a 5 bit I/O port and port 3 which is an eight-bit I/O port. When configured as inputs, these ports will be high impedance with Schmitt trigger feature. Port 3 is alternate for capture/ compare functions whereas, port 1 has alternate functions for some of the pins.

The second kind is input ports which are shared by msb of port 1 which is a 3-bit input port, the interrupts, timer 2 inputs, capture/compare hall inputs and analog inputs.

Timer 0 and 1

Timer 0 and 1 can be used in four operating modes as listed in **[Table 8](#page-37-0)**:

The register is incremented every machine cycle. Since the machine cycle consist of twelve oscillator periods, the count rate is 1/12th of the system frequency. External inputs INT0 and INT1 can be programmed to function as a gate to facilitate pulse width measurements. **[Figure 15](#page-37-1)** illustrates the input clock logic.

T2

max

max

-

Timer/Counter 2 with Compare/Capture/Capture

Timer 2 is a 16-bit timer/counter with an up/down count feature. It has three operating modes:

- 16-bit auto-reload mode (up or down counting)
- 16-bit capture mode
- Baudrate generator

Table 9 Timer/Counter 2 Operating Modes

Note: denotes a falling edge

off X X 0 X X X Timer 2 stops - -

Serial Interface (UART)

The serial port is a full duplex port capable of simultaneous transmit and receive functions. It is also receive-buffered; it can commence reception of a second byte before a previously-received byte has been read from the receive register. The serial port can operate in 3 modes as illustrated in **[Table 10](#page-39-0)**.

Table 10 UART Operating Modes

For clarification, some terms regarding the difference between "baudrate clock" and "baudrate" should be mentioned.

The serial interface requires a clock rate which is 16 times the baudrate for internal synchronization. Therefore, the baudrate generators must provide a "baudrate clock" to the serial interface which divides it by 16, thereby resulting in the actual "baudrate".

The baudrates in Mode 1 and 3 are determined by the timer overflow rate. These baudrates can be determined by Timer 1 or by Timer 2 or both (one for transmit, the other for receive.

Serial Interface Operating Modes	Active Control Bits		Baud Rate Calculation
	TCLK/ RCLK	SMOD	
Mode 1 (8-bit UART) Mode 3 (9-bit UART)	0	x	Controlled by timer 1 overflow: $(2^{\text{SMOD}} \times \text{Timer} 1 \text{ overflow rate}) / 32$
		x	Controlled by baud rate generator $(2^{\text{SMOD}} \times \text{Timer } 2^1)$ overflow rate) / 32
Mode 2 (9-bit UART)		0	$f_{\rm{SYS}}$ / 64
			$f_{\rm{SYS}}$ / 32

Table 11 Serial Interface - Baud Rate Dependencies

1) Timer 2 functioning as baudrate generator

Capture/Compare Unit (CCU6)

The CCU6 provides two independent timers (T12, T13), which can be used for PWM generation, especially for AC-motor control. Additionally, special control modes for block commutation and multi-phase machines are supported.

Timer 12 Features

- Three capture/compare channels, each channel can be used either as capture or as compare channel.
- Generation of a three-phase PWM supported (six outputs, individual signals for highside and lowside switches)
- 16 bit resolution, maximum count frequency = system clock
- Dead-time control for each channel to avoid short-circuits in the power stage
- Concurrent update of the required T12/13 registers
- Center-aligned and edge-aligned PWM can be generated
- Single-shot mode supported
- Many interrupt request sources
- Hysteresis-like control mode

Timer 13 Features

- One independent compare channel with one output
- 16 bit resolution, maximum count frequency = system clock
- Can be synchronized to T12
- Interrupt generation at period-match and compare-match
- Single-shot mode supported

Additional Features

- Block commutation for Brushless DC-drives implemented
- Position detection via Hall-sensor pattern
- Automatic rotational speed measurement for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- Control modes for multi-channel AC-drives
- Output levels can be selected and adapted to the power stage
- Capture/compare unit can be powerdown in normal, idle and slow-down modes

The timer T12 can work in capture and/or compare mode for its three channels. The modes can also be combined. The timer T13 can work in compare mode only. The multichannel control unit generates output patterns which can be modulated by T12 and/or T13. The modulation sources can be selected and combined for the signal modulation.

Switching Examples

Figure 16 Edge-aligned mode with duty cycles near 100% and near 0%. Applicable to T13 as well.

Dead-time Generation

The dead-time generation logic is built in a similar way for all three channels of T12. Each of the three channels works independently with its own dead-time counter and the trigger and enable signals.

Figure 18 Dead-time generation for centre and edge aligned modes

Capture Mode

In capture mode the bits CC6xST indicate the occurrence of the selected capture event according to the bit fields MSEL6x. A rising and/or a falling edge on the pins CC6x can be selected as capture event, that is used to transfer the contents of timer T12 to the CC6xR and CC6xSR registers. In order to work in capture mode, the capture pins have to be configured as inputs.

Single Shot Mode

In single shot mode, the timer T12 stops automatically at the end of the its counting period.

Figure 19 Single Shot Mode of T12, T13 is edge-aligned mode only.

Hysteresis-Like Control Mode

The hysteresis-like control mode ($MSEL6x = '1001'$) offers the possibility to switch off the PWM output if the input CCPOSx becomes '0'. This can be used as a simple motor control feature by using a comparator indicating e.g. over current.

Figure 20 Hysteresis-like control mode

Synchronization of T13 to T12

The timer T13 can be synchronized on a T12 event. Combined with the single shot mode, this feature can be used to generate a programmable delay after a T12 event.

Synchronization of T13 to T12

Multi-channel Mode

The multi-channel mode offers a possibility to modulate all six T12-related output signals within one instruction. The bits in bit field MCMP are used to select the outputs that may become active. If the multi-channel mode is enabled (bit MCMEN='1'), only those outputs may become active, which have a '1' at the corresponding bit position in bit field MCMP.

This bit field has its own shadow bit field MCMPS, which can be written by SW. The transfer of the new value in MCMPS to the bit field MCMP can be triggered by and synchronized to T12 or T13 events. This structure permits the SW to write the new value, which is then taken into account by the HW at a well-defined moment and synchronized to a PWM period. This avoids unintended pulses due to unsynchronized modulation sources (T12, T13, SW).

Trap Handling

The trap functionality permits the PWM outputs to react on the state of the input pin CTRAP. This functionality can be used to switch off the power devices if the trap input becomes active (e.g. as emergency stop).

Figure 21 Trap State Synchronization (with TRM2='0')

Modulation control

The modulation control part combines the different modulation sources, six T12-related signals from the three compare channels, the T13-related signal and the multi-channel modulation signals. each modulation source can be individually enabled for each output line. Furthermore, the trap functionality is taken into account to disable the modulation of the corresponding output line during the trap state (if enabled).

Figure 22 Modulation Control example for CC60 and COUT60.

Hall Sensor Mode

In **Brushless-DC motors** the next multi-channel state values depend on the pattern of the Hall inputs. There is a strong correlation between the **Hall pattern** (CURH) and the **modulation pattern** (MCMP). Because of different machine types the modulation pattern for driving the motor can be different. Therefore it is wishful to have a wide flexibility in defining the correlation between the Hall pattern and the corresponding modulation pattern. The CCU6 offers this by having a register which contains the actual Hall pattern (CURHS), the next expected Hall pattern (EXPHS) and its output pattern (MCMPS). At every correct Hall event (CHE, see figure Hall Event Actions) a new Hall pattern with its corresponding output pattern can be loaded (from a predefined table) by software into the register MCMOUTS. Loading this shadow register can also be done by a write action on MCMOUTS with bit $STRHP = '1'$

The **sampling** of the Hall pattern (on CCPOSx) is done with the T12 clock. By using the dead-time counter DTC0 (mode MSEL6x= '1000') a hardware **noise filter** can be implemented to suppress spikes on the Hall inputs due to high di/dt in rugged inverter environment. In case of a Hall event the DTC0 is reloaded and starts counting. When the counter value of one is reached, the CCPOSx inputs are sampled (without noise and spikes) and are compared to the current Hall pattern (CURH) and to the expected Hall pattern (EXPH). If the sampled pattern equals to the current pattern the edge on CCPOSx was due to a noise spike and no action will be triggered (implicit noise filter). If the sampled pattern equals to the next expected pattern the edge on CCPOSx was a correct Hall event, the bit CHE is set which causes an interrupt and the resets T12 (for speed measurement, see description mode '1000' below).

This correct Hall event can be used as a transfer request event for register MCMOUTS. The transfer from MCMOUTS to MCMOUT transfers the new CURH-pattern as well as the next EXPH-pattern. In case of the sampled Hall inputs were neither the current nor the expected Hall pattern, the bit WHE (wrong Hall event) is set which also can cause an interrupt and sets the IDLE mode clearing MCMP (modulation outputs are inactive). To restart from IDLE the transfer request of MCMOUTS have to be initiated by software (bit STRHP and bitfields SWSEL/SWSYN).

Below is a table listing output (MCMP) for a BLDC motor.

Block Commutation Control Table

 $1)$ In case of the sampled Hall inputs were neither the current nor the expected Hall pattern, the bit WHE (wrong Hall event) is set which also can cause an interrupt and sets the IDLE mode clearing MCMP (modulation outputs are inactive).

For **Brushless-DC** motors there is a special mode (MSEL6x = '1000b') which is triggered by a change of the Hall-inputs (CCPOSx). This mode shows the capabilities of the CCU6. Here T12's channel 0 acts in capture function, channel 1 and 2 in compare function (without output modulation) and the multi-channel-block is used to trigger the output switching together with a possible modulation of T13.

After the detection of a valid Hall edge the T12 count value is captured to channel 0 (representing the actual motor speed) and resets the T12. When the timer reaches the compare value in channel 1, the next multi-channel state is switched by triggering the shadow transfer of bit field MCMP (if enabled in bit field SWEN). This trigger event can be combined with several conditions which are necessary to implement a noise filtering (correct Hall event) and to synchronize the next multi-channel state to the modulation sources (avoiding spikes on the output lines). This compare function of channel 1 can be used as a phase delay for the position input to the output switching which is necessary if a sensorless back-EMF technique is used instead of Hall sensors. The compare value in channel 2 can be used as a time-out trigger (interrupt) indicating that the motors destination speed is far below the desired value which can be caused by a abnormal load change. In this mode the modulation of T12 has to be disabled (T12MODENx = $'0'$).

Figure 0-2 Timer T12 Brushless-DC Mode (MSEL6x = 1000)

A/D Converter

The C868 includes a high performance / high speed 8-bit A/D-Converter (ADC) with 5 analog input channels. It operates with a successive approximation technique and uses self calibration mechanisms for reduction and compensation of offset and linearity errors. The A/D converter provides the following features:

- 5 multiplexed input channels, which can also be used as digital inputs
- 8-bit resolution with TUE of +/- 2 LSB8.
- Single or continuous conversion mode
- Start of conversion by software and hardware
- Interrupt request generation after each conversion
- Using successive approximation conversion technique via a capacitor array
- Powerdown in normal, idle and slow-down modes

The ADC supports two conversion modes - single and continuous conversions. For each mode, there are two ways in which conversion can be started - by software and by the T13PM signal from the CCU module.

Writing a '0' to bit CCU_ADEX select conversion control by ADST. Writing a '1' to bit field ADST starts conversion on the channel that is specified by ADCH. In single conversion mode, bit field ADM is cleared to '0'. This is the default mode selected after hardware reset. When a conversion is started, the channel specified is sampled. The busy flag ADBSY is set and ADST is cleared. When the conversion is completed, the interrupt request signal ADCIRQ is asserted possitively for 2 clocks and the 8-bit result together with the number of the converted channel is transferred to the result register ADDATH.

In continuous conversion mode, bit field ADM is set to '1'. In this mode, the ADC repeatedly converts the channel specified by ADCH. Bit ADST is cleared at the beginning of the first conversion. The busy flag ADBSY is asserted until the last conversion is completed. At the end of each conversion, the interrupt request signal ADCIRQ will be activated. To stop conversion, ADM has to be reset by software. If the channel number ADCH is changed while continuous conversion is in progress, the new channel specified will be sampled in the conversions that follow.

A new request to start conversion will be allowed only after the completion of any conversion that is in progress.

Writing a '1' to bit CCU_ADEX select conversion control by T13PM trigger signal from the CCU module.

Note: Caution must be taken when changing conversion start source. To change conversion source from software to hardware trigger, it is best to let remaining software conversion to complete before changing. To change conversion source from hardware trigger to software, it is best to change source first, let any

remaining hardware conversion to complete before beginning a software conversion.

Conversion and sample time control

The conversion and sample times are programmed via the bit fields ADCTC and ADSTC respectively of the register ADCON1. Bit field ADCTC (conversion time control) selects the internal ADC clock - adc_clk. Bit field ADSTC (sample time control) selects the sample time.

The total A/D conversion time is given by:

 $t_{\text{ADC}} = 2/f_{\text{SYS}} + t_{\text{S}} + 8/\text{adc_clk}$ [5]

The sample time t_S is configured in periods of the selected internal ADC clock. The table below lists the possible combinations.

Interrupt System

The C868 provides 13 interrupt vectors with four priority levels. Nine interrupt requests are generated by the on-chip peripherals (timer 0, timer 1, timer 2, serial channel, A/D converter, and the capture/compare unit with 4 interrupts) and four interrupts may be triggered externally.

The wake-up from power-down mode interrupt has a special functionality which allows the software power-down mode to be terminated by a short negative pulse at pins CCPOS0/T2/INT0/AN0 or P1.4/RxD.

The 13 interrupt sources are divided into six groups. Each group can be programmed to one of the four interrupt priority levels. Additionally, 4 of these interrupt sources are channeled from 7 Capture/Compare (CCU6) interrupt sources.

[Figure 23](#page-54-0) to **[Figure 28](#page-59-0)** give a general overview of the interrupt sources and illustrate the request and control flags.

Figure 23 Capture/Compare module interrupt structure

Figure 25 Interrupt Structure, Overview Part 2

Figure 26 Interrupt Structure, Overview Part 3

Figure 27 Interrupt Structure, Overview Part 4

Figure 28 Interrupt Structure, Overview Part 5

C868

1) Capture/compare has 10 interrupt sources channeled to the 4 interrupt nodes INP0..3. The 3 capture/compare ports has 3 pairs of interrupt request flags, ICC60R, ICC60F, ICC61R, ICC61F, ICC62R, ICC62F. The other flags are T12OM, T12PM, T13CM, T13PM, TRPF, WHE, CHE.

.

lf two or more requests of different priority levels are received simultaneously, the request of the highest priority is serviced first. lf requests of the same priority level are received simultaneously, an internal polling sequence determines which request is to be serviced first. Thus, within each priority level there is a second priority structure determined by the polling sequence. This is illustrated in **[Table 13](#page-61-0)**

Table 13 Interrupt Source Structure

 $1)$ Capture/compare has 10 interrupt sources channeled to the 4 interrupt nodes INP0..3. The 3 capture/ compare ports has 3 pairs of interrupt request flags, ICC60R, ICC60F, ICC61R, ICC61F, ICC62R, ICC62F. The other flags are T12OM, T12PM, T13CM, T13PM, TRPF, WHE, CHE.

Within a column, the topmost interrupt is serviced first, then the second and the third, when available. The interrupt groups are serviced from left to right of the table. A lowpriority interrupt can itself be interrupted by a higher-priority interrupt, but not by another interrupt of the same or a lower priority. An interrupt of the highest priority level cannot be interrupted by another interrupt source.

Fail Save Mechanisms

The C868 offers enhanced fail save mechanisms, which allow an automatic recovery from software upset or hardware failure :

a programmable watchdog timer (WDT), with variable time-out period from 12.8µs to 819.2 μ s at $f_{\text{sys}} = 40$ MHz.

Programmable Watchdog Timer

To protect the system against software failure, the user's program has to clear this watchdog within a previously programmed time period. lf the software fails to do this periodical refresh of the watchdog timer, an internal reset will be initiated. The software can be designed so that the watchdog times out if the program does not work properly. lt also times out if a software error is based on hardware-related problems.

The watchdog timer in the C868 is a 16-bit timer, which is incremented by a count rate of $f_{\text{SYS}}/2$ upto $f_{\text{SYS}}/128$. The machine clock of the C868 is divided by a prescaler, a divideby-two or a divide-by-128 prescaler. The upper 8 bits of the Watchdog Timer can be preset to a user-programmable value via a watchdog service access in order to vary the watchdog expire time. The lower 8 bits are reset on each service access. **[Figure 29](#page-62-0)** shows the block diagram of the watchdog timer unit.

Figure 29 Block Diagram of the Programmable Watchdog Timer

After a reset, the Watchdog Timer is automatically enabled. If it is disabled, it cannot be enabled again during active mode of the device. If the software fails to clear the watchdog timer an internal reset will be initiated. The reset cause (external reset or reset caused by the watchdog) can be examined by software (status flag WDTR in SCUWDT is set). A refresh of the watchdog timer is done by setting bits WDTRE and WDTRS (in

SFR SCUWDT) consecutively. This double instruction sequence has been implemented to increase system security.

It must be noted, however, that the watchdog timer is halted during the idle mode and power-down mode of the processor (see section "Power Saving Modes"). It is not possible to use the idle mode in combination with the watchdog timer function. Therefore, even the watchdog timer cannot reset the device when one of the power saving modes has been entered accidentally.

The time period for an overflow of the Watchdog Timer is programmable in two ways :

- **the input frequency** to the Watchdog Timer can be selected via bit WDTIN in register WDTCON to be either $f_{\text{sys}}/2$ or $f_{\text{sys}}/128$.
- **the reload value** WDTREL for the high byte of WDT can be programmed in register **WDTCON**

The period P_{WDT} between servicing the Watchdog Timer and the next overflow can therefore be determined by the following formula:

$$
P_{WDT} = \frac{2^{(1 + WDTIN^{*}6) * (2^{16} - WDTREL^{*} 2^{8})}}{f_{SYS}}
$$
 [0.1]

[Table 14](#page-63-0) lists the possible ranges for the watchdog time which can be achieved using a certain module clock. Some numbers are rounded to 3 significant digits.

For safety reasons, the user is advised to rewrite WDTCON each time before the Watchdog Timer is serviced.

Power Saving Modes

The C868 provides two basic power saving modes, the idle mode and the power down mode. Additionally, a slow down mode is available. This power saving mode reduces the internal clock rate in normal operating mode and it can also be used for further power reduction in idle mode.

• **Idle Mode**

In the idle mode, the oscillator of the C868 continues to run, but the CPU is gated off from the clock signal. However, the interrupt system, the serial port, the A/D converter, the capture/compare unit, and all timers are further provided with the clock. The CPU status is preserved in its entirety: the stack pointer, program counter, program status word, accumulator, and all other registers maintain their data during idle mode.

• **Slow Down Mode**

In some applications, where power consumption and dissipation are critical, the controller might run for a certain time at reduced speed (for example, if the controller is waiting for an input signal). Since in CMOS devices, there is an almost linear dependence of the operating frequency and the power supply current, so, a reduction of the operating frequency results in reduced power consumption.

• **Software Power Down Mode**

In the software power down mode, the on-chip oscillator which operates with the XTAL pins and the PLL are all stopped. Therefore, all functions of the microcontroller are stopped and only the contents of the on-chip RAM, XRAM and the SFR's are maintained. The port pins, which are controlled by their port latches, output the values that are held by their SFR's. The port pins which serve the alternate output functions show the values they had at the end of the last cycle of the instruction which initiated the power down mode. ALE is held at logic low level or high impedance if disabled. In the power down mode of operation, V_{DDP} can be reduced to minimize power consumption. It must be ensured, however, that V_{DP} is not reduced before the power down mode is invoked, and that V_{DDP} is restored to its normal operating level before the power down mode is terminated.

Table 15 Power Saving Modes Overview

Device Specifications

Absolute Maximum Ratings

Absolute Maximum Rating Parameters

 $1)$ Proper operation is not quaranteed if overload conditions occur on functional pins like XTAL2 etc.

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions $(V_{IN} \triangleright V_{DDP}$ or $V_{IN} \triangle V_{SSP}$, V_{IN2} > V_{DDC} or V_{IN2} < V_{SSC}) the voltage on V_{DDP} pin with respect to ground (V_{SSP}) must not exceed the values defined by the absolute maximum ratings.

Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation of the C868. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Operating Condition Parameters

Notes:

1) Oscillator or external clock disabled.

²⁾ Overload conditions under operating conditions occur if the voltage on the respective pin exceeds the specified operating range (i.e. $V_{\text{OV}} > V_{\text{DDP}}$ +0.5V or $V_{\text{OV}} < V_{\text{SSP}}$ -0.5V). The absolute sum of input currents on all port pins may not exceed 20mA. The suply voltages V_{DDP} and V_{SSP} must remain within the specified limits.

³⁾ Not 100% tested, but guaranteed by design characterization.

- ⁴⁾ Overload conditions under operating conditions occur if the voltage on the respective pin exceeds the specified operating range (i.e. $V_{\text{OV}} > tbd$ or $V_{\text{OV}} < V_{\text{SSC}}$ -0.5V). The absolute sum of input currents on all port pins may not exceed 20mA. The suply voltages V_{DDP} and V_{SSP} must remain within the specified limits.
- 5) Overload conditions under operating conditions occur if the voltage on the respective pin exceeds the specified operating range (i.e. $V_{\text{OV}} > V_{\text{DDC}} +0.5V$ or $V_{\text{OV}} < V_{\text{SSC}} -0.5V$). The absolute sum of input currents on all port pins may not exceed 20mA. The suply voltages V_{DDP} and V_{SSP} must remain within the specified limits.

DC Characteristics

(Operating Conditions apply)

Note:

¹⁾ Interrupt/analog pins are input only and has CMOS characteristics whereas the other I/O pins have TTL characteristics.

- ²⁾ The leakage current of interrupt/analog pins depends on the leakage current of the CMOS pad for the digital functions and the analog pad.
- $3)$ The V_{DDC} is measured under the following conditions:

Microcontroller in power down mode; $\overline{\text{RESET}} = V_{\text{DDP}}$; XTAL2 = V_{SSC} ; XTAL1 = N.C.; $V_{\text{AGND}} = V_{\text{SSP}}$; V_{AREF} = *V*_{DDP}; RxD/INT0 = *V*_{DDP}; all other pins are set to input and connected to gnd; ALE output disabled and connected to gnd; 20mA current sourced from the V_{DDC} pin.

4) Ceramic type (\pm 20%) max ESR: 25m Ω , max trace length to capacitor is 10mm.

Power Supply Current

Note:

¹⁾ The typical I_{DDP} values are periodically measured at $T_A = +25$ °C but not 100% tested.

²⁾ The maximum *I*_{DDP} values are measured under worst case conditions ($T_A = -40$ °C and $V_{\text{DDP}} = 3.6$ V).

3) System clock, set by using external clock of 10.67MHz and setting KDIV in CMCON to 010 (factor of 4)

$^{4)}$ I_{DDP} (active mode) is measured with:

XTAL2 driven with t_R , $t_F = 5$ ns, $V_{I\perp1}$, $V_{I\perp2} = V_{SSP} + 0.5$ V, $V_{I\perp1}$, $V_{I\perp2} = V_{DDP} - 0.5$ V; XTAL1 = N.C.; $\overline{\text{REST}}$ = V_{DDP} ; all other pins are disconnected. *?I*_{DDP} would be slightly higher if the crystal oscillator is used (approx. 1 mA).

 $5)$ I_{DDP} (idle mode) is measured with all output pins disconnected and with all peripheral disabled:

XTAL2 driven with t_R , $t_F = 5$ ns, V_{II} ₁, V_{II} ₂ = V_{SSP} + 0.5 V, V_{IHI} , V_{II2} = V_{DDP} – 0.5 V; XTAL1 = N.C.; $\overline{\text{RESET}}$ = V_{DDP} ; all other pins are disconnected.

 $6)$ I_{DDP} (active mode with slow down mode) is measured with all output pins disconnected:

 $XTAL2$ driven with t_R , $t_F = 5$ ns, $V_{I\perp1}$, $V_{I\perp2} = V_{SSP} + 0.5$ V, $V_{I\perp1}$, $V_{I\perp2} = V_{DDP} - 0.5$ V; $XTAL1 = N.C.;$ $\overline{\text{RESET}}$ = V_{DDP} ; all other pins are disconnected; the microcontroller is put into slow-down mode by software with the slow-down clock set to 1/32 of system clock.

 $7)$ I_{DDP} (idle mode with slow down mode) is measured with all output pins disconnected and with all peripheral disabled:

XTAL2 driven with t_R , $t_F = 5$ ns, $V_{I\perp1}$, $V_{I\perp2} = V_{SSP} + 0.5$ V, $V_{I\parallel1}$, $V_{I\parallel2} = V_{DDP} - 0.5$ V; XTAL1 = N.C.; $\overline{\text{RESET}}$ = V_{DDP} ; all other pins are disconnected; the microcontroller is put into slow-down mode by software with the slow-down clock set to 1/32 of system clock.

 $^{8)}$ I_{PDC} and I_{PDP} (power-down mode) are measured under the following conditions:

 $\overline{\sf{RESET}} = V_{\sf{DDP}}$; XTAL2 = $V_{\sf SSC}$; XTAL1 = N.C.; $V_{\sf AGND} = V_{\sf SSP}$; $V_{\sf AREF} = V_{\sf DDP}$; RxD/INT0 = $V_{\sf DDP}$; all other pins are set to input and connected to gnd; ALE output disabled and connected to gnd.

Power Supply Current Calculation Formulae

1) *fSYS* is in MHz and results in mA.

A/D Converter Characteristics

(Operating Condition Parameters)

Note:

¹⁾ V_{AIN} may exceed V_{AGND} or V_{AREF} up to the maximum ratings. However, the conversion result in these cases will be 00_H or FF_H, respectively.

²⁾ T_{UE} (max.) is tested at $-20 \le T_A \le 125 \degree \text{C}$; $V_{\text{DDP}} = 3.3 \text{ V}$; $V_{\text{AREF}} = V_{\text{DDP}}$ V and $V_{\text{SSP}} = V_{\text{AGND}}$. It is guaranteed by design characterization for all other voltages within the defined voltage range.

³⁾ T_{UE} (max.) is tested at $-40 \le T_A < -20$ °C; $V_{\text{DDP}} \le 3.3$ V; $V_{\text{AREF}} = V_{\text{DDP}}$ and $V_{\text{SSP}} = V_{\text{AGND}}$. It is guaranteed by design characterization for all other voltages within the defined voltage range.

- ⁴⁾ During the sample time the input capacitance C_{AlN} must be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach their final voltage level within t_S . After the end of the sample time t_S , changes of the analog input voltage have no effect on the conversion result.
- 5) Not 100% tested, but guaranteed by design characterization.

Clock calculation table for ADC

1) TVC is the clock divider specified by bit fields ADCTC.

2) STC is the sample time control specified by bit fields ADSTC.

3) *tADC* is *tSYS**TVC

AC Characteristics

(Operating Condition Apply)

External Clock Drive Characteristics

ALE Characteristics

Figure 30 External Clock Drive on XTAL2

Figure 31 ALE Characteristic

Package Outlines

Figure 32 DSO-28-1 Package Outlines

Figure 33 TSSOP-38-1 Package Outlines

Infineon goes for Business Excellence

"Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results. Better operating results and business excellence mean less

idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction."

Dr. Ulrich Schumacher

http://www.infineon.com