Micropower Dual CMOS Voltage Comparator

The NCV2393 and TS393 are micropower CMOS dual voltage comparators. They feature extremely low consumption of 6 µA typical per comparator and operate over a wide temperature range of $T_A = -40$ to 125°C. The NCV2393 and TS393 are available in an SOIC-8 package.


Features

- Extremely Low Supply Current: 6 µA Typical Per Channel
- Wide Supply Range: 2.7 to 16 V
- Extremely Low Input Bias Current: 1 pA Typical
- Extremely Low Input Offset Current: 1 pA Typical
- Input Common Mode Range Includes VSS
- High Input Impedance: $10^{12} \Omega$
- Pin-to-Pin Compatibility with Dual Bipolar LM393
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com



SOIC-8


CASE 751

= Assembly Location

= Wafer Lot = Year = Work Week

= Pb-Free Package

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping [†]
NCV2393DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
TS393DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PIN DESCRIPTION

Pin	Name	Туре	Description	
1	OUT 1	Output	Output of comparator 1. The open-drain output requires an external pull-up resistor.	
2	IN- 1	Input	Inverting input of comparator 1	
3	IN+ 1	Input	Non-inverting input of comparator 1	
4	VSS	Power	Negative supply	
5	IN+ 2	Input	Non-inverting input of comparator 2	
6	IN- 2	Input	Inverting input of comparator 2	
7	OUT 2	Output	Output of comparator 2. The open-drain output requires an external pull-up resistor.	
8	VDD	Power	Positive supply	

ABSOLUTE MAXIMUM RATINGS (Note 1)

Over operating free-air temperature, unless otherwise stated

Parameter	Limit	Unit
Supply Voltage, V _S (V _{DD} -V _{SS})	18	V
INPUT AND OUTPUT PINS		
Input Voltage (Note 2)	18	V
Input Differential Voltage, V _{ID} (Note 3)	±18	V
Input Current (through ESD protection diodes)	50	mA
Output Voltage	18	V
Output Current	20	mA
TEMPERATURE		
Storage Temperature	−65 to +150	°C
Junction Temperature	150	°C
ESD RATINGS		
Human Body Model	1500	V
Machine Model	50	V
LATCH-UP RATINGS		
Latch-up Current	100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Stresses beyond the absolute maximum ratings can lead to reduced reliability and damage.
- 2. Excursions of input voltages may exceed the power supply level. As long as the common mode voltage [V_{CM} = (V_{IN}+ + V_{IN}-)/2] remains within the specified range, the comparator will provide a stable output state. However, the maximum current through the ESD diodes of the input stage must strictly be observed.
- 3. Input differential voltage is the non-inverting input terminal with respect to the inverting input terminal. To prevent damage to the gates, each comparator includes back-to-back zener didoes between input terminals. When differential voltage exceeds 6.2 V, the diodes turn on. Input resistors of 1 kΩ have been integrated to limit the current in this event.
- 4. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC-Q100-002 (JEDEC standard: JESD22-A114) ESD Machine Model tested per AEC-Q100-003 (JEDEC standard: JESD22-A115) Latch-up Current tested per JEDEC standard: JESD78.

THERMAL INFORMATION (Note 5)

Thermal Metric		Value	Unit
Junction-to-Ambient (Note 6)		190	°C/W
Junction-to-Case Top	Ψ_{JT}	107	°C/W

- 5. Short-circuits can cause excessive heating and destructive dissipation. Values are typical.
- 6. Multilayer board, 1 oz. copper, 400 mm² copper area, both junctions heated equally

OPERATING CONDITIONS

Parameter		Limit	Unit
Supply Voltage (V _{DD} - V _{SS})		+2.7 to +16	V
Operating Free Air Temperature Range	T_A	-40 to +125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS: $V_S = +3 V$ (Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, guaranteed by characterization and/or design.)

Parameter	Symbol	Condition	s	Min	Тур	Max	Unit
INPUT CHARACTERISTICS				•		•	
Offset Voltage	Vos	V _{CM} = mid-su	pply		1.4	13	mV
						14	mV
Input Bias Current (Note 7)	I _{IB}	V _{CM} = mid-su	V _{CM} = mid-supply		1		pА
						600	рA
Input Offset Current (Note 7)	I _{OS}	V _{CM} = mid-su	pply		1		рA
						300	рA
Input Common Mode Range	V _{CM}			V _{SS}		V _{DD} – 1.5	٧
				V _{SS}		V _{DD} -	٧
Common Mode Rejection Ratio	CMRR	$V_{CM} = V_{SS}$ to $V_{CM} = V_{CM}$	V _{DD} – 1.5 V		70		dB
OUTPUT CHARACTERISTICS	•	•		1	•	•	
Output Voltage Low	V _{OL}	$V_{ID} = -1 V$, $I_{OL} =$	+6 mA		V _{SS} + 300	V _{SS} + 450	mV
						V _{SS} + 700	mV
Output Current High	I _{OH}	V_{ID} = +1 V, V_{OH}	= +3 V		2	40	nA
						1000	nA
DYNAMIC PERFORMANCE							
Propagation Delay Low to	t _{PLH}	V _{CM} = mid-supply,	5 mV overdrive		2.1		μs
High		f = 10 kHz, R_{PU} = 5.1 kΩ, C_L = 50 pF	TTL input		0.6		μs
Propagation Delay High to	t _{PHL}	V _{CM} = mid-supply,	5 mV overdrive		3.9		μs
Low	f = 10 kHz, R_{PU} = 5.1 kΩ, C_L = 50 pF		TTL input		0.2		μs
POWER SUPPLY	•	•	•	_	•	•	•
Power Supply Rejection Ratio	PSRR	V _S = +3 V to +5 V			70		dB
Quiescent Current	I _{DD}	Per channel, no load, o	output = LOW		6	15	μΑ
	Ī				1	20	μА

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


^{7.} Guaranteed by characterization and/or design.

ELECTRICAL CHARACTERISTICS: $V_S = +5 \text{ V}$, unless otherwise noted (Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}\text{C}$ to +125°C, guaranteed by characterization and/or design.)

Parameter	Symbol	Conditio	ns	Min	Тур	Max	Unit
INPUT CHARACTERISTICS	3						
Offset Voltage	Vos	V _{CM} = mid-supply V, \	/ _S = 5 V to 10 V		1.4	13	mV
						14	mV
Input Bias Current	I _{IB}	V _{CM} = mid-s	supply		1		pА
(Note 8)						600	pА
Input Offset Current	los	V _{CM} = mid-s	supply		1		pА
(Note 8)						300	pА
Input Common Mode Range	V _{CM}			V _{SS}		V _{DD} – 1.5	V
				V _{SS}		V _{DD} -	٧
Common Mode Rejection Ratio	CMRR	$V_{CM} = V_{SS}$ to $V_{CM} =$	= V _{DD} – 1.5 V		71		dB
OUTPUT CHARACTERISTI	cs				•		
Output Voltage Low	V _{OL}	$V_{ID} = -1 \text{ V}, I_{OL} = +6 \text{ mA}$			V _{SS} + 260	V _{SS} + 350	mV
						V _{SS} + 550	mV
Output Current High	I _{OH}	V _{ID} = +1 V, V _{OI}	_H = +5 V		2	40	nA
						1000	nA
DYNAMIC PERFORMANCE							
Fall Time	t _{FALL}	50 mV overdrive, f = 10 k $C_L = 50$ μ	50 mV overdrive, f = 10 kHz, R_{PU} = 5.1 k Ω , C_L = 50 pF		25		ns
Propagation Delay Low to	t _{PLH}	V _{CM} = mid-supply,	5 mV overdrive		2.1		μs
High		$f = 10 \text{ kHz}, R_{PU} = 5.1 \text{ k}\Omega,$ $C_L = 50 \text{ pF}$	10 mV overdrive		1.2		μs
			20 mV overdrive		0.8		μs
			40 mV overdrive		0.5		μs
			TTL input		0.6		μS
Propagation Delay High	t _{PHL}	V _{CM} = mid-supply,	5 mV overdrive		5.8		μs
to Low		$f = 10 \text{ kHz}, R_{PU} = 5.1 \text{ k}\Omega,$ $C_L = 50 \text{ pF}$	10 mV overdrive		3.2		μs
			20 mV overdrive		1.7		μs
			40 mV overdrive		1.0		μs
			TTL input		0.3		μs
POWER SUPPLY							
Power Supply Rejection Ratio	PSRR	VS = +5 V to =	= +10 V		80		dB
uiescent Current I _{DD} Per channel, no load, output = LOW			6	15	μΑ		
Quiescent Ourient			•				

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

8. Guaranteed by characterization and/or design









Figure 7. t_{PLH} vs. Overdrive



 $T_A = -55^{\circ}C$ $T_A = 70^{\circ}C$ T_A = 70°C $T_A = -55^{\circ}C$ 8.0 8.0 $T_A = 85^{\circ}C$ $T_A = -40^{\circ}C$ $T_A = -40^{\circ}C$ T_A = 85°C T_A = 25°C T_A = 125°C 0.6 0.6 $T_A = 25^{\circ}C$ T_A = 125°C OFFSET VOLTAGE (mV) OFFSET VOLTAGE (mV) 0.4 0.4 0.2 0.2 0 0 -0.2 -0.2 -0.4 -0.4 -0.6 -0.6 V_{DD} = 2.5 V $V_{DD} = 1.5 \text{ V}$ -0.8 -0.8 $V_{SS} = -2.5 \text{ V}$ $V_{SS} = -1.5 V$ -1.0 -0.5 0.5 -2.5 -1.0 -0.5 -1.5 -1.5 1.0 INPUT COMMON MODE VOLTAGE (V) INPUT COMMON MODE VOLTAGE (V) Figure 10. V_{OS} vs. V_{CM} ($V_S = 3 V$) Figure 11. V_{OS} vs. V_{CM} ($V_S = 5 V$)









Figure 13. Offset Voltage Distribution





SOIC-8 NB CASE 751-07 **ISSUE AK**


DATE 16 FEB 2011



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.


	MILLIMETERS		ERS INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27	7 BSC	0.050 BSC	
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

SOLDERING FOOTPRINT*




^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week W

= Pb-Free Package



XXXXXX = Specific Device Code = Assembly Location Α

= Year ww = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reportant versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB CASE 751-07 ISSUE AK

DATE 16 FEB 2011

			D/ (I E TO I ED E
STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER	STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1 STYLE 6:	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1 STYLE 7:	
PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1
STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND	STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN	STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	7. DHAIN 1 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC	STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6	STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND	STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE
STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT	STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN
STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales