

Flexible Clock Translator for GPON, Base Station, SONET/SDH, T1/E1, and Ethernet

AD9553

FEATURES

- **Input frequencies from 8 kHz to 710 MHz**
- **Output frequencies up to 810 MHz LVPECL and LVDS (up to 200 MHz for CMOS output)**
- **Preset pin-programmable frequency translation ratios cover popular wireline and wireless frequency applications, including xDSL, T1/E1, BITS, SONET, and Ethernet**
- **Arbitrary frequency translation ratios via SPI port On-chip VCO**
- **Accepts a crystal resonator for holdover applications**
- **Two single-ended (or one differential) reference input(s)**
- **Two output clocks (independently programmable as LVDS, LVPECL, or CMOS)**
- **SPI-compatible, 3-wire programming interface**
- **Single supply (3.3 V)**
- **Very low power: <450 mW (under most conditions)**
- **Small package size (5 mm × 5 mm)**
- **Exceeds Telcordia GR-253-CORE jitter generation, transfer, and tolerance specifications**

APPLICATIONS

- **Cost effective replacement of high frequency VCXO, OCXO, and SAW resonators**
- **Extremely flexible frequency translation for SONET/SDH, Ethernet, Fibre Channel, DRFI/DOCSIS, and PON/EPON/GPON**
-
- **Wireless infrastructure**
- **Test and measurement (including handheld devices)**

GENERAL DESCRIPTION

The [AD9553](http://www.analog.com/AD9553) is a phase-locked loop (PLL) based clock translator designed to address the needs of passive optical networks (PON) and base stations. The device employs an integer-N PLL to accommodate the applicable frequency translation requirements. The user supplies up to two single-ended input reference signals or one differential input reference signal via the REFA and REFB inputs. The device supports holdover applications by allowing the user to connect a 25 MHz crystal resonator to the XTAL input.

The AD9553 is pin programmable, providing a matrix of standard input/output frequency translations from a list of 15 possible input frequencies to a list of 52 possible output frequency pairs (OUT1 and OUT2). The device also has a 3-wire SPI interface, enabling the user to program custom input-to-output frequency translations.

The AD9553 output drivers are compatible with LVPECL, LVDS, or single-ended CMOS logic levels, although the AD9553 is implemented in a strictly CMOS process.

The AD9553 operates over the extended industrial temperature range of −40°C to +85°C.

BASIC BLOCK DIAGRAM

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

4/10—Revision 0: Initial Version

SPECIFICATIONS

Minimum (min) and maximum (max) values apply for the full range of supply voltage and operating temperature variations. Typical (typ) values apply for VDD = 3.3 V; $T_A = 25^{\circ}$ C, unless otherwise noted.

POWER CONSUMPTION

Table 1.

LOGIC INPUT PINS

Table 2.

1 The A3 to A0 and Y5 to Y0 pins have 100 kΩ internal pull-up resistors. The OM2 to OM0 pins have 40 kΩ pull-up resistors when the device is not in SPI mode.

LOGIC OUTPUT PINS

Table 3.

RESET PIN

Table 4.

1 The RESET pin has a 100 kΩ internal pull-up resistor.

REFERENCE CLOCK INPUT CHARACTERISTICS

Table 5.

VCO CHARACTERISTICS

Table 6.

CRYSTAL INPUT CHARACTERISTICS

Table 7.

OUTPUT CHARACTERISTICS

Table 8.

¹ The listed values are for the slower edge (rise or fall).

JITTER CHARACTERISTICS

Table 9.

SERIAL CONTROL PORT

Table 10.

SERIAL CONTROL PORT TIMING

Table 11.

ABSOLUTE MAXIMUM RATINGS

Table 12.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 13. Pin Function Descriptions

 $11 =$ input, I/O = input/output, O = output, P = power, and P/O = power/output.

JITTER (rms) 0.73ps 0.51ps

TYPICAL PERFORMANCE CHARACTERISTICS

JITTER BANDWIDTH 12kHz TO 20MHz 50kHz TO 80MHz

–70 –80 –90 –100 –110 –120 –130 –140

PHASE NOISE (dBc/Hz)

PHASE NOISE (dBc/Hz)

Figure 12. Output Transient Due to Input Reference Switchover, $Pin Ax = 0110$, Pin Yx = 000001, Loop Bandwidth = 170 Hz

Figure 14. Output Transient Due to Input Reference Switchover, Pin $Ax = 1110$, Pin $Yx = 110011$, Loop Bandwidth = 75 kHz

Figure 21. Typical Output Waveform, LVPECL (800 MHz)

(800 MHz, 3.5 mA Drive Current)

Figure 23. Typical Output Waveform, CMOS (250 MHz, 10 pF Load)

INPUT/OUTPUT TERMINATION RECOMMENDATIONS

Figure 25. DC-Coupled LVDS or LVPECL Output Driver

THEORY OF OPERATION

Figure 27. Detailed Block Diagram

OVERVIEW

The AD9553 can receive up to two input reference clocks, REFA and REFB. Both input clock paths include an optional divide-by-5 $(\div 5)$ prescaler, an optional $\times 2$ frequency multiplier, and a 14-bit programmable divider. Alternatively, the user can program the device to operate with one differential input clock (instead of two single-ended input clocks) via the serial I/O port. In the differential operating mode, the REFB path is inactive.

The AD9553 also has a dedicated XTAL input for direct connection of an optional 25 MHz crystal resonator. This allows for a backup clock signal useful for holdover operation in case both input references fail. The XTAL clock path includes a fixed $\times 2$ frequency multiplier and a 14-bit programmable divider.

The AD9553 includes a switchover control block that automatically handles switching from REFA to REFB (or vice versa) in the event of a reference failure. If both REFA and REFB fail, however, then the switchover control block automatically enters holdover mode by selecting the XTAL clock signal (assuming the presence of a crystal resonator at the XTAL input).

Generally, the clock signals that appear at the input to the clock multiplexer (see [Figure 27\)](#page-15-3) all operate at the same frequency. Thus, the frequency at the input to the PLL (FPFD in [Figure 27\)](#page-15-3) is the same regardless of the signal selected by the clock multiplexer. The PLL converts FPFD to a frequency within the operating range of the VCO (3.35 GHz to 4.05 GHz) based on the value of the feedback divider (N). The VCO prescaler (P_0) reduces the VCO output frequency by an integer factor of 5 to 11, resulting in an intermediate frequency in the range of 305 MHz to 810 MHz.

The 10-bit P_1 and P_2 dividers can further reduce the P_0 output frequency to yield the final output clock frequencies at OUT1 and OUT2, respectively.

Thus, the frequency translation ratio from the reference input to the output depends on the selection of the ÷5 prescalers; the \times 2 frequency multipliers; the values of the three R dividers; the N divider; and the P_0 , P_1 , and P_2 dividers. These parameters are set automatically via the preconfigured divider settings per the Ax and Yx pins (see the Preset Frequencies section). Alternatively, the user can custom program these parameters via the serial I/O port (see th[e Serial Control Port](#page-29-0) an[d Register](#page-32-0) Map sections), which allows the device to accommodate custom frequency translation ratios.

PRESET FREQUENCIES

The frequency selection pins (A3 to A0 and Y5 to Y0) allow the user to hardwire the device for preset input and output frequencies based on the pin logic states (se[e Figure 27\)](#page-15-3). The pins decode ground or open connections as Logic 0 or Logic 1, respectively.

To have access to the device control registers via the SPI port, the user must select Pin Y5 to Pin Y0 = 000000 and/or Pin A3 to Pin A0 = 0000. Doing so causes Pin 12 through Pin 14 to function as SPI port control pins instead of output mode control pins (see th[e Output Driver Mode Control](#page-22-1) section). Note that after selecting SPI mode, the user must write a Logic 1 to Bit 0 of Register 0x32 and Register 0x34 to enable the registers as the source of the OUT1 and OUT2 mode control bits (see [Figure 31](#page-24-0) and th[e Output Driver](#page-22-1) Mode Control section).

The Ax pins allow the user to select one of fifteen input reference frequencies as shown i[n Table 14.](#page-16-0) The device sets the appropriate divide-by-5 (\div 5_A, \div 5_B), multiply-by-2 (\times 2_A, \times 2_B), and input divider (R_A, R_B, R_{XO}) values based on the logic levels applied to the Ax pins.

The same settings apply to both the REFA and REFB input paths. Furthermore, the \div 5, \times 2, and R values cause the PLL input frequency to be either 16 kHz or 40/3 kHz. There are two exceptions. The first is for Pin A3 to Pin A0 = 1101, which yields a PLL input frequency of 155.52/59 MHz. The second is for Pin A3 to Pin A0 = 1110, which yields a PLL input frequency of either 1.5625 MHz or 4.86 MHz depending on the Yx pins.

Note that the XTAL input is not available for holdover functionality in the A3 to A0 = 1101 and 1110 pin configurations, thus the undefined R_{XO} value.

The Yx pins allow the user to select one of 52 output frequency combinations (f_{OUT1} and f_{OUT2}) per [Table 15.](#page-17-0) The device sets the appropriate $\mathrm{P_{o}, P_{1},}$ and $\mathrm{P_{2}}$ settings based on the logic levels applied to the Yx pins. Note, however, that selections 101101 through 110010 require Pin A3 to Pin A0 = 1101, and selection 110011 requires Pin A3 to Pin A0 = 1110.

The value (N) of the PLL feedback divider and the control setting for the charge pump current (CP) depend on a combination of both the Ax and Yx pin settings as shown i[n Table 16.](#page-18-1)

 1 For divide-by-5 and $\times 2$ frequency scalers, "On" indicates active.

² Using A0 to A3 = 0110 to yield a 25 MHz to 125 MHz conversion provides a loop bandwidth of 170 Hz. An alternate 25 MHz to 125 MHz conversion uses A0 to A3 = 1110, which provides a loop bandwidth of 20 kHz.

 3 Pin A3 to Pin A0 = 1101 only works with Pin Y5 to Pin Y0 = 101101 through 110010.

⁴ Pin A3 to Pin A0 = 1110 only works with Pin Y5 to Pin Y0 =110011 or 111111.

Table 15. Pin Configured Output Frequency, Yx Pins

 $1 f_O = 39,191.04/59 \text{ MHz}.$

ັ A3 to A0	U Y5 to Y0	N ¹	CP ²
0001 to 1100	000001 to 010101	230,400	121
	010110 to 011011	234,375	121
	011100 to 100001	233,280	121
	100010 to 100110	230,400	121
	100111 to 101011	225,000	121
	101100	231,600	121
	101101 to 111111	Undefined	Undefined
1101	000001 to 101100	Undefined	Undefined
	101101 to 110010	1512	255
	110010 to 111111	Undefined	Undefined
1110	000001 to 110010	Undefined	Undefined
	110011	768	121
	110100 to 111110	Undefined	Undefined
	111111	2400	121
1111	000001 to 010101	276,480	145
	010110 to 011011	281,250	145
	011100 to 100001	279,936	145
	100010 to 100110	276,480	145
	100111 to 101011	270,000	145
	101100	277,920	145
	101101 to 111111	Undefined	Undefined

Table 16. Pin Configuration vs. PLL Feedback Divider (N) and Charge Pump Value (CP)

¹ PLL feedback divider value (decimal).

² Charge pump register value (decimal). Multiply by 3.5 μ A to yield I_{CP}.

DEVICE CONTROL MODES

The AD9553 provides two modes of control: pin control and register control. Pin control, via the frequency selection pins (Ax and Yx) as described in th[e Preset Frequencies](#page-15-2) section, is the simplest. Typically, pin control is for applications requiring only a single set of operating parameters (assuming that one of the options available via the frequency selection pins provides the parameters that satisfy the application requirements). Register control is typically for applications that require the flexibility to program different operating parameters from time to time, or for applications that require parameters not available with any of the pin control options. The block diagram (se[e Figure 28\)](#page-19-1) shows how the SPI and pin control modes interact.

The SPI/OM[2:0] label i[n Figure 28](#page-19-1) refers to Pin 12, Pin 13, and Pin 14 of the AD9553. Furthermore, the SPI mode signal is Logic 1 when Pin A3 to Pin A0 = 0000 and/or Pin Y5 to Pin Y0 = 000000; otherwise, it is Logic 0. The SPI/OM[2:0] pins serve double duty (as either SPI pins or output mode control pins). A mux (controlled by the SPI mode signal) selects whether the three signals associated with the SPI/OM[2:0] pins connect to the output mode control decoder or to the SPI controller. Note that the SPI mode signal originates from the frequency selection pins decoder.

To enable communication with the SPI controller (SPI mode), the user must apply the appropriate logic pattern to the frequency selection pins (A3 to A0 = 0000 and/or Y5 to Y0 = 000000).

Note that as long as the frequency selection pins are set to invoke SPI mode, the user cannot establish output mode control via the output mode control decoder. Conversely, when the frequency selection pins are set to anything other than SPI mode, the user cannot communicate with the device via the SPI controller.

I[n Figure 28,](#page-19-1) note that some of the functions internal to the AD9553 are controlled by function bits that originate either from the two pin decoders or from within the register map. Specifically, each function receives its function bits from a function mux; and each function mux, in turn, receives its control signal from a single enable SPI control bit in the register map.

Be aware that the default values within the register map are such that all enable SPI control bits are Logic 0. Thus, the default state of the device is such that each function mux selects the pin decoders (not the register map) as the source for all control functions.

In order to switch a function mux so that it selects function bits from the register map, the user must first set the frequency selection pins to SPI mode. Then, write a Logic 1 to the appropriate enable SPI control bit in the register map. Be aware that the function mux routes the function bits in the register map to the selected function the instant that the enable SPI control bit becomes Logic 1. Thus, it is a good idea to program the function bits to the desired state prior to writing Logic 1 to the corresponding enable SPI control bit.

Figure 28. Control Mode Diagram

Although the SPI and pin control modes are functionally independent, it is possible to mix the control modes. For example, suppose that pin control satisfies all of the requirements for an application except for the value of the P_2 divider (which is associated with OUT2). The user could do the following:

- Activate SPI mode via the frequency selection pins.
- Program the desired P_0 , P_1 , and P_2 values in the register map (Register 0x15 to Register 0x18).
- Set the enable SPI control bit for the output dividers (Register $0x14[2] = 1$).
- Calibrate the VCO by enabling SPI control of VCO calibration (Register $0x0E[2] = 1$), then issue a calibrate command (Register $0x0E[7] = 1$). Be sure to program the N divider, R dividers, \div 5 dividers, and \times 2 multipliers to the values defined by the Ax and Yx pin settings prior to calibrating the VCO.
- Restore the original settings to the frequency selection pins to invoke the desired frequency selection.

In this way, the function muxes that control P_0 , P_1 , and P_2 select the appropriate register bits as the source for controlling the dividers, while all the other function muxes select the pin decoders as the source for controlling the other functions. Note that the dividers remain under register control until the user activates

SPI mode and writes Register $0x14[2] = 0$, thereby causing the function mux to use the frequency selection pins decoder as the source for controlling the dividers, instead of the register map.

DESCRIPTION OF FUNCTIONAL BLOCKS Reference Inputs

The default configuration of the AD9553 provides up to two single-ended input clock receivers, REFA and REFB, which are high impedance CMOS inputs. In applications that require redundant reference clocks with switchover capability, REFA is the primary reference and REFB the secondary reference. Alternatively, the user can configure the input (via the serial I/O port) as a single differential receiver. In this case, the REFB input functions as REFA (the complementary input of REFA). Note that in this configuration the device operates with only one reference input clock, eliminating the need for switchover functionality.

XTAL Input

The AD9553 accepts an optional 25 MHz crystal resonator connected across the XTAL pins. Alternatively, it accepts a single-ended clock source (CMOS compatible) connected to either one of the XTAL input pins (in this case, the unused input remains floating). Unless otherwise programmed, the device expects the crystal to have a specified load capacitance of 10 pF (default). The AD9553 provides the necessary load capacitance internally. The internal load capacitance consists

of a fixed component of 8 pF and a variable (programmable) component of 0 pF to 15.75 pF.

After applying power to the AD9553 (or after a device reset), the programmable component defaults to 2 pF. This establishes the default load capacitance of 10 pF (8 pF fixed plus 2 pF programmable).

To accommodate crystals with a specified load capacitance other than 10 pF (8 pF to 23.75 pF), the user can adjust the programmable capacitance in 0.25 pF increments via Register 0x1B[5:0]. Note that when the user sets Register 0x1B[7] to 0 (enabling SPI control of the XTAL tuning capacitors), the variable capacitance changes from 2 pF (its default power-up value) to 15.75 pF due to the default value of Register 0x1B[5:0]. This causes the crystal load capacitance to be 23.75 pF until the user overwrites the default contents of Register 0x1B[5:0].

A noncomprehensive, alphabetical list of crystal manufacturers includes the following:

- AVX/Kyocera
- ECS
- Epson Toyocom
- Fox Electronics
- NDK
- Siward

Although these crystals meet the load capacitance and motional resistance requirements of the AD9553 according to their data sheets, Analog Devices, Inc., does not guarantee their operation with the AD9553, nor does Analog Devices endorse one supplier of crystals over another.

Input Frequency Prescalers (Divide-by-5_A, Divide-by-5_B)

The divide-by-5 prescalers provide the option to reduce the input reference frequency by a factor of five. Note that the prescalers physically precede the ×2 frequency multipliers. This allows the prescalers to bring a high frequency reference clock down to a frequency that is within the range of the $\times 2$ frequency multipliers.

Input ×2 Frequency Multipliers (×2_A, ×2_B)

The ×2 frequency multipliers provide the option to double the frequency at their input; thereby taking advantage of a higher frequency at the input to the PLL (FPFD). This provides greater separation between the frequency generated by the PLL and the modulation spur associated with the frequency at the PLL input. However, increased reference spur separation comes at the expense of the harmonic spurs introduced by the frequency multiplier. As such, beneficial use of the frequency multiplier is application specific. Note that the maximum input frequency to the $\times 2$ frequency multipliers must not exceed 125 MHz.

Input Clock Detectors

The three clock input sections (REFA, REFB, and XTAL) include a dedicated monitor circuit that detects signal presence at the input. The detectors provide input to the switchover control block to support automatic reference switching and holdover operation.

Switchover/Holdover

The AD9553 supports automatic reference switching and holdover functions. It also supports manual reference switching via an external pin (SEL REFB) or via program control using the serial I/O port. A block diagram of the switchover/holdover capability appears in [Figure 29.](#page-21-0) Note that the mux selects one of the three input signals (REFA, REFB, or XTAL) routing it to the input of the PLL. The selection of an input signal depends on which signals are present along with the contents of Register 0x29[7:6] and the logic level at the SEL REFB pin.

Note that each input signal has a dedicated signal presence detector. Each detector uses the feedback signal from the PLL as a sampling clock (which is always present due to the free-running VCO). This allows the detectors to determine the presence or absence of the input signals reliably. Note that the mux control logic uses the detector signals directly in order to determine the need for a switch to holdover operation.

Holdover occurs whenever the mux control logic determines that both the REFA and REFB signals are not present, in which case the device selects the XTAL signal if it is present. The exception is when Register 0x29[7:6] = 10 or 11, which disables the holdover function. If none of the three input signals is present, the device waits until at least one signal becomes present and selects according to the device settings (Register 0x29[7:6] and the logic level at the SEL REFB pin).

When the device is reset (or following a power-up), the internal logic defaults to revertive switchover mode (Register 0x29[7:6] = 00). In revertive switchover mode, the device selects the REFA signal whenever it is present. If REFA is not present, then the device selects the REFB signal, if present, but returns to REFA whenever it becomes available. That is, in revertive switchover mode, the device favors REFA. If both REFA and REFB are not present, the device switches to holdover mode.

When programmed for nonrevertive switchover mode (Register $0x29[7:6] = 01$), the device selects the REFA signal if it is present. If REFA is not present, then the device selects the REFB signal (if present). Even if REFA becomes available, the device continues to use REFB until REFB fails. That is, in nonrevertive switchover mode, the switch to REFB is permanent unless REFB fails (or unless both REFA and REFB fail, in which case the device switches to holdover mode).

Figure 29. Switchover/Holdover Block Diagram

The user can override the automatic switchover functions (revertive and nonrevertive) and manually select the REFA or REFB signal by programming Register $0x29[7:6] = 10$ or 11, respectively. Note, however, that the desired signal (REFA or REFB) must be present for the device to select it.

The user can also force the device to switch to REFB by applying a Logic 1 to the external SEL REFB pin. This overrides a REFA selection invoked by either the revertive/nonrevertive logic or when Register $0x29[7:6] = 10$. Note, however, that REFB must be present to be selected by the device.

PLL (PFD, Charge Pump, VCO, Feedback Divider)

The PLL (see [Figure 27\)](#page-15-3) consists of a phase/frequency detector (PFD), a partially integrated analog loop filter (see [Figure 30\)](#page-22-0), an integrated voltage controlled oscillator (VCO), and a 20-bit programmable feedback divider. The PLL generates a 3.35 GHz to 4.05 GHz clock signal that is phase locked to the active input reference signal, and its frequency is the phase detector frequency (FPFD) multiplied by the feedback divider value (N).

The PFD of the PLL drives a charge pump that increases, decreases, or holds constant the charge stored on the loop filter capacitors (both internal and external). The stored charge results in a voltage that sets the output frequency of the VCO. The feedback loop of the PLL causes the VCO control voltage to vary in such a way as to phase lock the PFD input signals. Note that the PFD supports input frequencies spanning 13.3 kHz to 100 MHz (implying that input frequencies between 8 kHz and 13.3 kHz must use the $\times 2$ frequency multiplier in the input path).

The PLL has a VCO with 128 frequency bands spanning a range of 3350 MHz to 4050 MHz (3700 MHz nominal). However, the actual operating frequency within a particular band depends on the control voltage that appears on the loop filter capacitor. The control voltage causes the VCO output frequency to vary linearly within the selected band. This frequency variability allows the control loop of the PLL to synchronize the VCO output signal with the reference signal applied to the PFD.

Typically, selection of the VCO frequency band (as well as gain adjustment) occurs automatically as part of the automatic VCO calibration process of the device, which initiates at power up (or reset). Alternatively, the user can force VCO calibration by first enabling SPI control of VCO calibration (Register $0x0E[2] = 1$) and then writing a 1 to the calibrate VCO bit (Register 0x0E[7]). Note that VCO calibration centers the dc operating point of the VCO control signal. Furthermore, during VCO calibration, the output drivers provide a static dc signal.

To facilitate system debugging, the user can override the VCO band setting by first enabling SPI control of VCO band (Register 0x0E[0] = 1) and then writing the desired value to Register 0x10[7:1].

The feedback divider (N-divider) sets the frequency multiplication factor of the PLL in integer steps over a 20-bit range. Note that the N-divider has a lower limit of 32.

Loop Filter

The charge pump in the PFD delivers current to the loop filter (see [Figure 30\)](#page-22-0). The components primarily responsible for the bandwidth of the loop filter are external and connect between Pin 16 and Pin 17.

The internal portion of the loop filter has two configurations: one is for low loop bandwidth applications (~170 Hz) and the other is for medium (~20 kHz)/high (~75 kHz) bandwidth applications. The low loop bandwidth condition applies when the feedback divider value (N) is 214 (16,384) or greater. Otherwise, the medium/high loop bandwidth configuration is in effect. The feedback divider value depends on the configuration of the Ax and Yx pins pe[r Table 16.](#page-18-1)

Figure 30. External Loop Filter

The bandwidth of the loop filter primarily depends on three external components (R, C1, and C2). There are two sets of recommended values for these components corresponding to the low and medium/high loop bandwidth configurations (see [Table 17\)](#page-22-2).

¹ The 20 kHz loop bandwidth case only applies when the A3 pin to A0 pin $=$ 1110 and the Y5 pin to Y0 pin = 111111 .

² The 75 kHz loop bandwidth case only applies when the A3 pin to A0 pin $=$ 1101 and the Y5 pin to Y0 pin = 101101 through 110010, or when the A3 pin to A0 pin = 1110 and the Y5 pin to Y0 pin = 110011.

To achieve the best jitter performance in applications requiring a loop bandwidth of less than 1 kHz, C1 and C2 must have an insulation resistance of at least 500 ΩF.

PLL Locked Indicator

The PLL provides a status indicator that appears at Pin 20 (LOCKED). When the PLL acquires phase lock, the LOCKED pin switches to a Logic 1 state. When the PLL loses lock, however, the LOCKED pin returns to a Logic 0 state.

Alternatively, the LOCKED pin serves as a test port allowing the user to monitor one-of-four internal clocks. Register 0x17[3:1] controls the test port as shown i[n Table 18.](#page-22-3)

Table 18. LOCKED Pin Output Control

Output Dividers

The output divider section consists of three dividers: P_0 , P_1 , and P_2 . The P_0 divider (or VCO frequency prescaler) accepts the VCO frequency and reduces it by a factor of 5 to 11 (selectable). This brings the frequency down to a range between 305 MHz and 810 MHz.

The output of the P_0 divider independently drives the P_1 divider and the P_2 divider. The P_1 divider establishes the frequency at OUT1 and the P₂ divider establishes the frequency at OUT2. The P_1 and P_2 dividers are each programmable over a range of 1 to 1023, which results in a frequency at OUT1 or OUT2 that is an integer submultiple of the frequency at the output of the P_0 divider.

Output Driver Configuration

The user has complete control over all configurable parameters of the OUT1 and OUT2 drivers via the OUT1 and OUT2 driver control registers (Register 0x32 and Register 0x34, respectively, as shown i[n Figure 31\)](#page-24-0). To alter the parameters from their default values, the user must use the SPI port to program the driver control registers as desired.

The OUT1 and OUT2 drivers are configurable in terms of the following parameters:

- Logic family (via mode control)
- Pin function (via mode control but only applies to the CMOS family)
- Polarity (only applies to the CMOS family)
- Drive current
- Power-down

Output Driver Mode Control

Three mode control bits establish the logic family and pin function of the output drivers. The three bits originate either from Bits[5:3] of Register 0x32 and Register 0x34 or from the decode logic associated with the OM2 to OM0 pins as shown in [Figure 31.](#page-24-0) Note that Bit 0 of Register 0x32 and Register 0x34 determines the source of the three mode control bits for the associated output driver. Specifically, when Bit 0 of the register is Logic 0 (default), the source of the mode control bits for the associated driver is the OM2 to OM0 pin decoder. When Bit 0 is Logic 1, the source of the mode control bits is from Bits[5:3] of Register 0x32 and Register 0x34.

The mode control bits establish the logic family and output pin function of the associated output driver pe[r Table 19.](#page-23-1) The logic families include LVDS, LVPECL, and CMOS. Because both output drivers support the LVDS and LVPECL logic families, each driver has two pins to handle the differential signals associated with these two logic families. The OUT1 driver uses the OUT1 and OUT1 pins and the OUT2 driver uses the OUT2 and OUT2 pins. However, the CMOS logic family handles only single-ended signals, thereby requiring only one pin. Even though CMOS only requires one pin, both pins of OUT1 and both pins of OUT2 have a dedicated CMOS driver.

Note that the LVPECL mode of the AD9553 is not implemented using an emitter-follower topology, and therefore, a pull-down resistor is not needed (and should be avoided) on the output pins. Rather, it uses a CMOS output driver whose output amplitude and common-mode voltage are compatible with LVPECL specifications. 100 Ω termination across the output pair is still recommended.

The user has the option to disable (that is, tristate) either or both of the pins for OUT1 and/or OUT2 via the mode control bits (see [Table 19](#page-23-1) for the 001, 010, and 011 bit patterns). Alternatively, the user can make both pins active (see [Table 19,](#page-23-1) Bit Pattern 000) to produce two single-ended CMOS output clocks at OUT1 and/or OUT2.

Note that the pin decoder for the OM2 to OM0 pins generates two sets of mode control bits: one set for the OUT1 driver and another set for the OUT2 driver. The relationship between the logic levels applied to the OM2 to OM0 pins and the resulting mode control bits appears in [Table 20.](#page-23-2)

Table 20. OM2 to OM0 Pin Decoder

Pin OM2 to	Mode Control Bits		
Pin OM ₀	OUT ₁	OUT ₂	
000	101	101	
001	101	100	
010	100	101	
011	101	001	
100	100	100	
101	100	001	
110	001	100	
111	001	001	

This decoding scheme allows the OM2 to OM0 pins to establish a matrix of logic family selections for the OUT1 and OUT2 drivers as shown i[n Table 21.](#page-23-0) Note that when the OM2 to OM0 pins select the CMOS logic family, the signal at the $\overline{OUT1}$ pin is a phase aligned replica of the signal at the OUT1 pin and the signal at the OUT2 pin is a phase aligned replica of the signal at the OUT2 pin.

Output Driver Polarity (CMOS)

When the mode control bits indicate the CMOS logic family (see [Table 19\)](#page-23-1), the user has control of the logic polarity associated with each CMOS output pin. Driver polarity defines how the logic level (Logic 1 or Logic 0) at a CMOS output pin relates to the logic state (logic true or logic false). Normal polarity equates Logic 1/Logic 0 to logic true/logic false, while inverted polarity equates Logic 0/Logic 1 to logic true/logic false. Bit[2] of the OUT1 and OUT2 driver control registers establishes the CMOS polarity of the associated output driver (se[e Figure 31\)](#page-24-0).

Output Drive Strength (CMOS or LVDS)

When the mode bits indicate the CMOS or LVDS logic family (see [Table 19\)](#page-23-1), the user can select whether the output driver uses weak or strong drive capability. Bit 7 of the OUT1 and

OUT2 driver control registers control the drive strength of the associated output driver (see [Figure 31\)](#page-24-0). In the case of the CMOS family, the strong setting allows for driving increased capacitive loads. In the case of the LVDS family, the nominal weak and strong drive currents are 3.5 mA and 7 mA, respectively.

Output Power Down

The AD9553 supports the option of independent power-down of the output drivers. Bit 6 of the OUT1 and OUT2 driver control registers controls the power-down function (se[e Figure 31\)](#page-24-0). When Bit 6 is Logic 0, the associated output driver is active. When Bit 6 is Logic 1, the associated output driver is in power-down mode.

JITTER TOLERANCE

Jitter tolerance is the ability of the AD9553 to maintain lock in the presence of sinusoidal jitter. The AD9553 meets the input jitter tolerance mask per Telcordia GR-253-CORE (se[e Figure 32\)](#page-25-2). The acceptable jitter tolerance is the region above the mask. The trace showing the performance of the AD9553 i[n Figure 32](#page-25-2) represents the limitations of the test equipment because the AD9553 did not indicate loss of lock, even with the test equipment injecting its maximum jitter level.

OUTPUT/INPUT FREQUENCY RELATIONSHIP

The frequency at OUT1 and OUT2 depends on the frequency at the input to the PLL, the PLL feedback divider value (N), and the output divider values (P_0 , P_1 , and P_2). The equations that define the frequency at OUT1 and OUT2 (f_{OUT1} and f_{OUT2} , respectively) are as follows:

$$
f_{OUT1} = FPPD\left(\frac{N}{P_0 \times P_1}\right)
$$

$$
f_{OUT2} = FPPD\left(\frac{N}{P_0 \times P_2}\right)
$$

where:

FPFD is the frequency at the reference input of the PFD. N is the feedback divider value.

 P_o is the VCO prescaler divider value.

 P_i is the OUT1 divider value.

 P_2 is the OUT2 divider value.

The operating frequency range of the PFD places a limitation on FPFD as follows:

$$
13.3\; \mathrm{kHz} \leq \mathit{FPFD} \leq 100\; \mathrm{MHz}
$$

Note that for applications using the frequency selection pins in conjunction with the XTAL input for the holdover function, the maximum value of FPFD is 50 MHz (twice the 25 MHz default crystal frequency).

FPFD depends on the input frequency to the AD9553, the configuration of the multiplexers for the \div 5 prescaler and \times 2 frequency multiplier, and the value of the $\rm R_x$ divider (either $\rm R_A$, R_B , or R_{XO}) as follows:

$$
FPFD = f_X \times \frac{K}{R_X}
$$

where:

 f_X is equal to f_{REFA} , f_{REFB} , or f_{XTAL} .

K is the scale factor per [Table 22.](#page-25-3)

FPFD is the frequency at the input to the phase frequency detector.

Table 22. K as a Function of Input Multiplexer Configuration

 $¹$ N/A means not applicable.</sup>

This leads to the complete frequency translation formula

$$
f_{OUT1} = f_X \left(\frac{K}{R_X}\right) \left(\frac{N}{P_0 \times P_1}\right)
$$

$$
f_{OUT2} = f_X \left(\frac{K}{R_X}\right) \left(\frac{N}{P_0 \times P_2}\right)
$$

Specific numeric constraints apply as follows. Note that the symbol \in indicates that the constraint is an element of one in the series from the list within the curly brackets.

$$
K \in \left\{ \frac{1}{5}, \frac{2}{5}, 1, 2 \right\}
$$

\n
$$
K_X \in \{1, 2, ..., 16, 384\}
$$

\n
$$
N \in \{32, 33, ..., 1, 048, 576\}
$$

\n
$$
P_0 \in \{5, 6, ..., 11\}
$$

\n
$$
P_i \in \{1, 2, ..., 63\}
$$

\n
$$
P_2 \in \{1, 2, ..., 63\}
$$

Additional constraints apply. One constraint is related to the VCO and the other to the ×2 frequency multipliers in the REFA and REFB paths. The VCO constraint is a consequence of its limited bandwidth. However, the ×2 frequency multiplier constraint only applies when the \div 5 prescalers are bypassed, but it also requires that R_A and R_B are large enough to satisfy the FPFD constraint. The additional constraints are as follows:

3350 MHz $\leq f_{OUTI} \times P_0 \times P_1 \leq 4050$ MHz 3350 MHz $\leq f_{OUT2} \times P_0 \times P_2 \leq 4050$ MHz Generally, the AD9553 is for applications in which f_{REFA} and f_{REFB} are the same frequency, so the multiplexers in the REFA and REFB paths share identical configurations. This, in conjunction with the crystal frequency (f_{XTAL}), results in the following relationship between the R_A and R_{XO} dividers (here K is the scale factor for the REFA path).

$$
\frac{2 \times f_{XTAL}}{f_{REFA}} = K \times \frac{R_{XO}}{R_A}
$$
 (1)

Note that for pin programmed holdover applications using the crystal, the crystal frequency must be 25 MHz. Under these circumstances, Equation 1 simplifies as follows:

$$
\frac{50 \times 10^6}{f_{REFA}} = K \times \frac{R_{XO}}{R_A}
$$

CALCULATING DIVIDER VALUES

This section describes the process of calculating the divider values when given a specific $f_{\text{OUT1}}/f_{\text{REF}}$ ratio (f_{REF} is the frequency of either the REFA or REFB input signal source or the external crystal resonator). This description is in general terms, but it includes a specific example for clarity. The example assumes a frequency control pin setting of A3 to A0 = 1011 (se[e Table 14\)](#page-16-0) and Y5 to Y0 = 011100 (see [Table 15\)](#page-17-0), yielding the following:

 f_{REF} = 125 MHz $f_{OUT1} = 155.52 \text{ MHz}$

Follow these steps to calculate the divider values.

- 1. Determine the output divide factor (ODF).
- Note that the VCO frequency $(f_{\rm VCO})$ spans 3350 MHz to 4050 MHz. The ratio, $f_{\text{VCO}}/f_{\text{OUT1}}$, indicates the required ODF. Given the specified value of f_{OUT1} (155.52 MHz) and the range of f_{VCO} , the ODF spans a range of 21.54 to 26.04. The ODF must be an integer, which means that ODF is 22, 23, 24, 25, or 26.
- 2. Determine suitable values for P_0 , P_1 and f_{VCO} . The ODF is the product of the two output dividers P_0 and P_1 (ODF = P0P1). However, P_0 must be between 5 and 11 (see th[e Output/Input Frequency Relationship](#page-25-1) section), which means that there are only three possibilities for ODF in this example: ODF = 22 ($P_0 = 11$, $P_1 = 2$), ODF = 24 (P_0 $= 6, P_1 = 4$), and ODF = 25 ($P_0 = 5, P_1 = 5$). These three ODF values result in the only VCO frequencies that satisfy the 155.52 MHz requirement for OUT1 (3421.44 MHz for ODF = 22, 3732.48 MHz for ODF = 24, and 3888 MHz for $ODE = 25$). The results appear in Equation 2, Equation 3, and Equation 4. Note that the second result (Equation 3) agrees with [Table 15](#page-17-0) in th[e Preset Frequencies](#page-15-2) section).

$$
P_0 = 11, P_1 = 2 (f_{VCO} = 3421.44 \text{ MHz})
$$
 (2)

$$
P_0 = 6, P_1 = 4 (f_{VCO} = 3732.48 \text{ MHz})
$$
\n(3)

$$
P_0 = 5, P_1 = 5 \left(f_{VCO} = 3888 \text{ MHz} \right) \tag{4}
$$

3. Determine the boundary conditions on N, K, and R. Because of the architecture of the PLL, FPFD must be an integer submultiple of the VCO frequency as shown in the following equation. Note that N is an integer and is the 20-bit value of the N-divider.

$$
FPFD = \frac{f_{VCO}}{N}
$$

This relationship leads to boundary conditions on N because N must be an integer that satisfies $N = f_{VCO}/FPPD$. The limits on FPFD (13.3 kHz to 100 MHz) combined with the results for f_{VCO} from Step 2 yield

$$
N = 35...257,251 \text{ (for } f_{VCO} = 3421.44 \text{ MHz)}
$$

$$
N = 38...280,637 \text{ (for } f_{VCO} = 3732.48 \text{ MHz)}
$$

$$
N = 39...292,330 \text{ (for } f_{VCO} = 3888 \text{ MHz)}
$$

Note that FPFD also relates to the input frequency, f_{REF} , per the following equation. Here, R is the 14-bit integer division factor of the input divider $(R_A \text{ or } R_B)$, while K is the scale factor associated with the optional ×2 multiplier and divide-by-five functions. Note that K can only be one of four values: 1/5, 2/5, 1, or 2.

$$
FPFD = f_{REF}\left(\frac{K}{R}\right)
$$

This relationship leads to boundary conditions on R because $R/K = f_{REF}/FPPFD$ where R must be an integer and K can only be 1/5, 2/5, 1, or 2.

The limits on FPFD (13.3 kHz to 100 MHz) combined with the given value of f_{REF} yield the following bounds on R. Note that for $K = 2$, the upper bound on R is limited by its 14-bit range.

 $R = 1...1879$ (for $K = 1/5$) $R = 1...3759$ (for $K = 2/5$) $R = 2...9398$ (for $K = 1$) $R = 3...16,384$ (for $K = 2$)

4. Relate N, K, and R to the frequency requirements. The two FPFD equations in Step 3 show that f_{VCO} and f_{REF} relate as

$$
\frac{f_{VCO}}{f_{REF}} = \frac{NK}{R}
$$

Note that f_{REF} is a known quantity (125 MHz) and the VCO frequencies were determined in Step 2 as 3421.44 MHz, 3732.48 MHz, and 3888 MHz. Based on these values of f_{REF} and f_{VCO}

$$
\frac{3421.44}{125} = \frac{NK}{R}, \quad \frac{3732.48}{125} = \frac{NK}{R}, \quad \text{or} \quad \frac{3888}{125} = \frac{NK}{R}
$$

5. Determine N, K, and R.

For f_{VCO} = 3888 MHz, an obvious solution is $K = 1$, $R = 125$, and $N = 3888$, which satisfies the constraint on both N and R, and yields FPFD = 1 MHz.

For f_{VCO} = 3732.48 MHz, an obvious solution is N = 373,248, K = 1, and R = 12,500. This choice, however, violates the constraints on both N and R in Step 3.

A simple remedy is to divide both N and R by a common factor. In this particular case, four is the greatest common factor of N and R. Dividing by four leads to $N = 93,312$, $K = 1$, and $R = 3125 (K = 1)$, satisfying the constraint on N and R, and yielding FPFD = 40 kHz. Note that to match the values given in th[e Preset Frequencies](#page-15-2) section, FPFD must be 16 kHz. To accomplish this, keep $R = 3125$, but choose $K = 2/5$ (see [Table 14\)](#page-16-0). This changes N to 233,280, which agrees wit[h Table 16.](#page-18-1)

For f_{VCO} = 3421.44 MHz, an obvious solution is

 $N = 342,144$ $K = 1$ $R = 12,500$.

As with the case for $f_{VCO} = 3732.48 \text{ MHz}$, this choice violates the constraints on both N and R in Step 3. Once again, the greatest common factor of N and R is four, leading to N = 85,536, K = 1, and R = 3125 (K = 1), yielding FPFD = 40 kHz.

In summary, if choosing $f_{VCO} = 3421.44$ MHz, then a possible solution is

 $P_o = 11$ $P_1 = 2$ $N = 85,536$ $R = 3,125$ $K = 1$ $FPFD = 40$ kHz

If one chooses f_{VCO} = 3732.48 MHz, then the solution set that matches the tables in th[e Preset Frequencies](#page-15-2) section is

 $P_0 = 6$ $P_1 = 4$ $N = 233,280$ $R = 3,125$ $K = 2/5$ $FPPD = 16$ kHz

If choosing f_{VCO} = 3888 MHz, then a possible solution is

 $P_o = 5$ $P_1 = 5$ $N = 3888$ $R = 125$ $K = 1$ $FPPD = 1 MHz$ 6. If applicable, determine R_{XO} , the XTAL divider value. The value of R_{XO} depends on the value of f_{REF} , K, and R from Step 5, as follows:

$$
R_{XO} = \left(\frac{50 \times 10^6}{f_{REF}}\right) \left(\frac{R}{K}\right)
$$

Given that f_{REF} = 125 MHz, the two results from Step 5 lead to

$$
R_{xo} = 3125 \text{ (for } R = 3125 \text{ and } K = 2/5\text{)}
$$

 R_{XO} = 50 (for $R = 125$ and $K = 1$)

LOW DROPOUT (LDO) REGULATORS

The AD9553 is powered from a single 3.3 V supply and contains on-chip LDO regulators for each function to eliminate the need for external LDOs. To ensure optimal performance, each LDO output should have a 0201-sized 0.47 μF capacitor connected between its access pin and ground. In addition, double vias to ground for these capacitors minimize the parasitic resistance and inductance.

AUTOMATIC POWER-ON RESET

The AD9553 has an internal power-on reset circuit (se[e Figure 33\)](#page-27-3). At power-up, an 800 pF capacitor momentarily holds a Logic 0 at the active low input of the reset circuitry. This ensures that the device is held in a reset state $(\sim 250 \,\mu s)$ until the capacitor charges sufficiently via the 100 k Ω pull-up resistor and 200 k Ω series resistor. Note that when using a low impedance source to drive the RESET pin, be sure that the source is either tristate or Logic 0 at power-up. Otherwise, the device may not calibrate properly.

Provided an input reference signal is present at the REFA, REFB, or XTAL pin, the device automatically performs a VCO calibration during power-up. If the input reference signal is not present, VCO calibration fails and the PLL does not lock. As soon as an input reference signal is present, the user must reset the device to initiate the automatic VCO calibration process.

Any change to the preset frequency selection pins requires the user to reset the device. This is necessary to initiate the automatic VCO calibration process.

APPLICATIONS INFORMATION

THERMAL PERFORMANCE

The AD9553 is specified for case temperature (T_{CASE}). To ensure that T_{CASE} is not exceeded, use an airflow source. Use the following equation to determine the junction temperature on the application printed circuit board (PCB):

 $T_J = T_{CASE} + (\Psi_{JT} \times P_D)$

where:

 T_J is the junction temperature (°C).

 T_{CASE} is the case temperature (°C) measured by the customer at the top center of the package.

 Ψ_{IT} is the value indicated i[n Table 23.](#page-28-1)

 P_D is the power dissipation (se[e Table 1 f](#page-2-4)or the power consumption parameters).

Table 23. Thermal Parameters for the 32-Lead LFCSP Package

Values of θ_{JA} are provided for package comparison and PCB design considerations. θ_{JA} can be used for a first-order approximation of T_J using the following equation:

 $T_I = T_A + (\theta_{JA} \times P_D)$

where T_A is the ambient temperature (°C).

Values of θ _{JC} are provided for package comparison and PCB design considerations when an external heat sink is required.

Values of θ_{JB} are provided for package comparison and PCB design considerations.

1 Results are from simulations. The PCB is a JEDEC multilayer type. Thermal performance for actual applications requires careful inspection of the conditions in the application to determine whether they are similar to those assumed in these calculations.

SERIAL CONTROL PORT

The AD9553 serial control port is a flexible, synchronous, serial communications port that allows an easy interface to many industry-standard microcontrollers and microprocessors. Single or multiple byte transfers are supported, as well as MSB first or LSB first transfer formats. The AD9553 serial control port is configured for a single bidirectional I/O pin (SDIO only). The serial control port uses 16-bit instructions, which allow access to the entire register address range (0x00 to 0x34).

The serial control port has two types of registers: read-only and buffered. Read-only registers are nonbuffered and ignore write commands. All writable registers are buffered (also referred to as mirrored) and require an I/O update to transfer the new values from a temporary buffer on the chip to the actual register. To invoke an I/O update, write a 1 to the I/O update bit found in Register 0x05[0]. Because any number of bytes of data can be changed before issuing an update command, the update simultaneously enables all register changes occurring since any previous update.

SERIAL CONTROL PORT PIN DESCRIPTIONS

The serial data clock (SCLK) is the serial shift clock. This pin is an input. SCLK is used to synchronize serial control port reads and writes. Write data bits are registered on the rising edge of this clock, and read data bits are registered on the falling edge.

The digital serial data input/output (SDIO) pin is a dual-purpose pin that acts as input only or as an input/output. The AD9553 defaults to bidirectional pins for I/O.

The chip select bar (\overline{CS}) is an active low control that gates the read and write cycles. When \overline{CS} is high, SDIO is in a high impedance state. See th[e Operation of the Serial Control Port](#page-29-2) section on the use of the \overline{CS} pin in a communication cycle.

OPERATION OF THE SERIAL CONTROL PORT Framing a Communication Cycle with CS

The $\overline{\text{CS}}$ line gates the communication cycle (a write or a read operation). CS must be brought low to initiate a communication cycle.

The CS stall high function is supported in modes where three or fewer bytes of data (plus instruction data) are transferred. Bits[W1:W0] must be set to 00, 01, or 10 (see [Table 24\)](#page-29-3). In these modes, CS may temporarily return high on any byte boundary, allowing time for the system controller to process the next byte. \overline{CS} can go high on byte boundaries only and can go high during either part (instruction or data) of the transfer. During this period,

the serial control port state machine enters a wait state until all data has been sent. If the system controller decides to abort before the complete transfer of all the data, the state machine must be reset either by completing the remaining transfer or by returning the CS line low for at least one complete SCLK cycle (but fewer than eight SCLK cycles). A rising edge on the $\overline{\text{CS}}$ pin on a nonbyte boundary terminates the serial transfer and flushes the buffer.

In the streaming mode (Bits[W1:W0] = 11), any number of data bytes can be transferred in a continuous stream. The register address is automatically incremented or decremented (see the [MSB/LSB First Transfers](#page-30-1) section). CS must be raised at the end of the last byte to be transferred, thereby ending the stream mode.

Communication Cycle—Instruction Plus Data

There are two parts to a communication cycle with the AD9553. The first part writes a 16-bit instruction word into the AD9553, coincident with the first 16 SCLK rising edges. The instruction word provides the AD9553 serial control port with information regarding the data transfer, which is the second part of the communication cycle. The instruction word defines whether the upcoming data transfer is a read or a write, the number of bytes in the data transfer, and the starting register address for the first byte of the data transfer.

Write

If the instruction word is for a write operation (Bit $I15 = 0$), the second part is the transfer of data into the serial control port buffer of the AD9553. The length of the transfer (1, 2, or 3 bytes; or streaming mode) is indicated by two bits (Bits[W1:W0]) in the instruction byte. The length of the transfer indicated by (Bits[W1:W0]) does not include the two-byte instruction. CS can be raised after each sequence of eight bits to stall the bus (except after the last byte, where it ends the cycle). When the bus is stalled, the serial transfer resumes when \overline{CS} is lowered. Stalling on nonbyte boundaries resets the serial control port.

Read

If the instruction word is for a read operation (Bit $I15 = 1$), the next $N \times 8$ SCLK cycles clock out the data from the address specified in the instruction word, where N is 1, 2, 3, or 4, as determined by Bits[W1:W0]. In this case, 4 is used for streaming mode, where four or more words are transferred per read. The data readback is valid on the falling edge of SCLK.

The default mode of the AD9553 serial control port is bidirectional mode, and the data readback appears on the SDIO pin.

By default, a read request reads the register value that is currently in use by the AD9553. However, setting Register $0x04[0] = 1$ causes the buffered registers to be read instead. The buffered registers are the ones that take effect during the next I/O update.

Figure 35. Relationship Between the Serial Control Port Register Buffers and the Control Registers

INSTRUCTION WORD (16 BITS)

The MSB of the instruction word (see Table 25) is R/\overline{W} , which indicates whether the instruction is a read or a write. The next two bits, W1 and W0, are the transfer length in bytes. The final 13 bits are the address bits (Address Bits[A12:A0]) at which the read or write operation is to begin.

For a write, the instruction word is followed by the number of bytes of data indicated by Bits[W1:W0], which is interpreted according t[o Table 24.](#page-29-3)

Address Bits[A12:A0] select the address within the register map that is written to or read from during the data transfer portion of the communication cycle. The AD9553 uses all of the 13-bit address space. For multibyte transfers, this address is the starting byte address.

MSB/LSB FIRST TRANSFERS

The AD9553 instruction word and byte data can be MSB first or LSB first. The default for the AD9553 is MSB first. The LSB first mode can be set by writing a 1 to Register 0x00[6] and requires that an I/O update be executed. Immediately after the LSB first bit is set, all serial control port operations are changed to LSB first order.

When MSB first mode is active, the instruction and data bytes must be written from MSB to LSB. Multibyte data transfers in MSB first format start with an instruction byte that includes the register address of the most significant data byte. Subsequent data bytes must follow in order from high address to low address. In MSB first mode, the serial control port internal address generator decrements for each data byte of the multibyte transfer cycle.

When LSB first $= 1$ (LSB first), the instruction and data bytes must be written from LSB to MSB. Multibyte data transfers in LSB first format start with an instruction byte that includes the register address of the least significant data byte followed by multiple data bytes. The serial control port internal byte address generator increments for each data byte of the multibyte transfer cycle.

The AD9553 serial control port register address decrements from the register address just written toward 0x00 for multibyte I/O operations if the MSB first mode is active (default). If the LSB first mode is active, the serial control port register address increments from the address just written toward 0x34 for multibyte I/O operations.

Unused addresses are not skipped during multibyte I/O operations. The user should write the default value to a reserved register and should write only zeros to unmapped registers. Note that it is more efficient to issue a new write command than to write the default value to more than two consecutive reserved (or unmapped) registers.

Table 25. Serial Control Port, 16-Bit Instruction Word, MSB First

08565-007

Table 26. Definition of Terms Used in Serial Control Port Timing Diagrams

REGISTER MAP

A bit that is labeled ACLR is an active high, autoclearing bit. When set to a Logic 1 state, the control logic automatically returns it to a Logic 0 state upon completion of the indicated task.

REGISTER MAP DESCRIPTIONS

Control bit functions are active high unless stated otherwise. Register address values are always hexadecimal unless otherwise indicated.

Serial Port Control (Register 0x00 to Register 0x05)

Table 28.

PLL Charge Pump and PFD Control (Register 0x0A to Register 0x0D)

VCO Control (Register 0x0E to Register 0x10)

PLL and Output Frequency Control (Register 0x11 to Register 0x19)

Input Receiver and Band Gap Control (Register 0x1A)

Table 32.

XTAL Control (Register 0x1B to Register 0x1E)

REFA Frequency Control (Register 0x1F to Register 0x22)

Table 34.

REFB Frequency Control (Register 0x23 to Register 0x26)

DCXO Frequency and Reference Switchover Control (Register 0x27 to Register 0x31)

Table 36.

OUT1 Driver Control (Register 0x32)

Reserved (Register 0x33)

Table 38.

1 = OUT1 mode defined by Register 0x32[5:3].

OUT2 Driver Control (Register 0x34)

OUTLINE DIMENSIONS

5 mm × 5 mm Body, Very, Very Thin Quad (CP-32-7) Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

NOTES

NOTES

www.analog.com

©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08565-0-10/10(A)

Rev. A | Page 44 of 44