Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



User's Manual

μPD784216A, 784218A, 784216AY, 784218AY Subseries

16-bit Single-Chip Microcontrollers

Hardware

| μ PD784214A | μ PD784214AY |
|---------------------|-------------------|
| μ PD784215A | μ PD784215AY |
| μ PD784216A | μ PD784216AY |
| μ PD784217A | μ PD784217AY |
| μ PD784218A | μ PD784218AY |
| μ PD78F4216A | μ PD78F4216AY |
| μ PD78F4218A | μ PD78F4218AY |
| | |

[MEMO]

NOTES FOR CMOS DEVICES -

(1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

(4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

(5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

(6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

FIP, EEPROM, and IEBus are trademarks of NEC Electronics Corporation.

Windows and WindowsNT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation in the USA.

SPARCstation is a trademark of SPARC International, Inc. in the USA.

Solaris and SunOS are trademarks of Sun Microsystems, Inc. in the USA.

HP9000 Series 700 and HP-UX are trademarks of Hewlett-Packard Company in the USA.

Ethernet is a trademark of Xerox Corporation in the USA.

TRON is an abbreviation of The Realtime Operating system Nucleus.

ITRON is an abbreviation of Industrial TRON.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of August, 2005. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of a customer's equipment shall be done under the full
 responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
 customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
 - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

[GLOBAL SUPPORT]

http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.) NEC Electronics (Europe) GmbH NEC Electronics Hong Kong Ltd.

Santa Clara, California Tel: 408-588-6000 800-366-9782

Duesseldorf, Germany Tel: 0211-65030

• Sucursal en España

Madrid, Spain Tel: 091-504 27 87

• Succursale Française

Vélizy-Villacoublay, France Tel: 01-30-675800

• Filiale Italiana

Milano, Italy Tel: 02-66 75 41

Branch The Netherlands

Eindhoven, The Netherlands Tel: 040-2654010

• Tyskland Filial

Taeby, Sweden Tel: 08-63 87 200

United Kingdom Branch

Milton Keynes, UK Tel: 01908-691-133

Hong Kong Tel: 2886-9318

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul. Korea Tel: 02-558-3737

NEC Electronics Shanghai Ltd.

Shanghai, P.R. China Tel: 021-5888-5400

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore

Tel: 6253-8311

J05.6

Major Revisions in This Edition

| Page | Description |
|--|--|
| U13570EJ2V0l | JD00 → U13570EJ3V0UD00 |
| | CHAPTER 1 GENERAL |
| p.34 | Update of 78K/IV PRODUCT LINEUP |
| | CHAPTER 4 CLOCK GENERATOR |
| p.110 | Modification of Figure 4-4 Clock Status Register (PCS) Format |
| | CHAPTER 23 INTERRUPT FUNCTIONS |
| p.408 | Modification of TMIC00 bit name in Figure 23-1 Interrupt Control Register (xxICn) |
| | CHAPTER 25 STANDBY FUNCTION |
| p.517 | Modification of Figure 25-1 Standby Function State Transitions |
| p.535 | Modification of Table 25-5 Operating States in STOP Mode |
| p.541 | Modification of description in 25.4.2 (3) Releasing the STOP mode by RESET input |
| p.548 | Modification of description in 25.5.2 (3) Releasing the IDLE mode by RESET input |
| p.551 | Modification of description in 25.6 (5) A/D converter |
| p.556 | Modification of description in 25.7.3 (1) (b) (iii) Releasing the HALT mode by RESET input |
| p.557 | Modification of description in 25.7.3 (2) (a) Setting the IDLE mode and the operating states |
| p.558 | Modification of description in 25.7.3 (2) (b) (iii) Releasing the IDLE mode by RESET input |
| p.608 | Addition of CHAPTER 30 ELECTRICAL SPECIFICATIONS (μPD784214A, 784215A, 784216A, 784217A, 784218A, 784214AY, 784215AY, 784216AY, 784217AY, 784218AY) |
| p.632 | Addition of CHAPTER 31 ELECTRICAL SPECIFICATIONS (μPD78F4216A, 78F4218A, 78F4216AY, 78F4218AY) |
| p.659 | Addition of CHAPTER 32 PACKAGE DRAWINGS |
| p.661 | Addition of CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS |
| pp.670, 671 p.672 p.674 p.675 | Modification of description in APPENDIX B DEVELOPMENT TOOLS • Addition of SP78K4 to B.1 Language Processing Software, modification of description in Remark • Addition and modification of description in B.3.1 Hardware • Modification of description in Remark in B.3.2 Software • Addition of B.4 Cautions on Designing Target System |
| p.681 | Modification of description in APPENDIX C EMBEDDED SOFTWARE |
| U13570EJ3V0l | JD00 → U13570EJ3V1UD00 |
| p.36 | Modification of 1.2 Ordering Information |
| p.661 | Addition of lead-free products to CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS |

The mark ★ shows major revised points.

INTRODUCTION

Readers

This manual is intended for user engineers who wish to understand the functions of the μ PD784216A, 784216AY, and 784218AY Subseries and design its application systems.

Purpose

This manual is intended to help users understand the hardware functions of the μ PD784216A, 784218A, 784216AY, and 784218AY Subseries.

Organization

The μ PD784216A, 784218A, 784216AY, and 784218AY Subseries User's Manuals consist of two volumes, Hardware (this manual) and Instruction.

Hardware

Instruction

Pin functions CPU functions
Internal block functions Addressing
Interrupts Instruction set

Other on-chip peripheral functions

Electrical specifications

There are cautions associated with using this product.

Be sure to read the cautions in the text of each chapter and the summary at the end of each chapter.

How to read this manual

Reading this manual requires general knowledge about electronics, logic circuits, and microcontrollers.

If there are no particular differences in functions

The μ PD784218A Subseries is described as the representative subseries.

The μ PD784218A of the μ PD784218A Subseries is described as the representative mask ROM product, and the μ PD78F4218A is described as the representative flash memory product.

· If there are differences in functions

Each product name is presented and described individually.

Since μ PD784216A, 784218A Subseries products are described as the representative products even in this case, for information on the operation of μ PD784216AY, 784218AY Subseries products, read the μ PD784214A, 784215A, 784216A, 784217A, 784218A, and 78F4218A as the μ PD784214AY, 784215AY, 784216AY, 784217AY, 784218AY, and 78F4218AY.

To understand the overall functions

→ Read this manual in the order of the **CONTENTS**.

· For unusual operations when debugging

 \rightarrow See the applicable cautions listed at the end of each chapter.

- · To check the details of a register whose name is known
 - → See APPENDIX D REGISTER INDEX.
- · To learn details of the instruction functions
 - → Refer to the 78K/IV Series User's Manual Instruction (U10905E).
- · To find out about the electrical specifications
 - → Refer to the chapter of electrical specifications
- For application examples of the functions
 - → Refer to the application notes (published separately).

Differences between the μ PD784216A Subseries, μ PD784218A Subseries, μ PD784216AY Subseries, and μ PD784218AY Subseries

The only functional differences between the four subseries are the clocked serial interface, ROM correction, and external access status functions. The four subseries otherwise share the same functions.

Caution —

The clocked serial interface is described in the following two chapters.

- CHAPTER 18 3-WIRE SERIAL I/O MODE
- CHAPTER 19 I²C BUS MODE (μPD784216AY, 784218AY SUBSERIES ONLY)

For an overview of the serial interface, read CHAPTER 16 altogether.

Legend Data significance: The left side is the most significant digit. The right side is the least

significant digit.

Active low notation: $\overline{\times\!\times\!\times}$ (overbar on pin or signal name)

Note: Description of Note in the text

 Caution:
 Information requiring particular attention


 Remark:
 Supplemental description of the text

 Numerical notations:
 Binary numbersxxxxB or xxxxx

Decimal numbers×××
Hexadecimal numbers ...×××H

9

Register notation



Never write a combination of codes that have "Setting prohibited" written in the register description in this manual.

Characters that are easily confused: 0 (zero), O (capital o)

: 1 (one), I (letter I), I (capital i)

Related Documents The related documents in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents Related to Devices

| Document Name | Document No. |
|--|--------------|
| μPD784216A, 784218A, 784216AY, 784218AY Subseries Hardware User's Manual | This manual |
| 78K/IV Series Software Fundamentals Application Note | U10095E |
| 78K/IV Series Instructions User's Manual | U10905E |

Documents Related to Development Tools (User's Manuals)

| Document Name | | Document No. |
|---|---|--------------|
| RA78K4 Assembler Package | Operation | U15254E |
| | Language | U15255E |
| | Structured Assembler Preprocessor | U11743E |
| CC78K4 C Compiler | Operation | U15557E |
| | Language | U15556E |
| SM78K Series Ver. 2.30 or Later System Simulator | Operation (Windows™ Based) | U15373E |
| | External Part User Open Interface Specification | U15802E |
| ID78K Series Integrated Debugger Ver. 2.30 or Later | Operation (Windows Based) | U15185E |
| RX78K4 Real-time OS | Fundamentals | U10603E |
| | Installation | U10604E |
| Project Manager Ver 3.12 or Later (Windows Based) | | U14610E |

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

Documents Related to Development Hardware Tools (User's Manuals)

| Document Name | Document No. |
|----------------------------------|--------------|
| IE-78K4-NS In-Circuit Emulator | U13356E |
| IE-784225-NS-EM1 Emulation Board | U13742E |
| IE-784000-R In-Circuit Emulator | U12903E |
| IE-784218-R-EM1 Emulation Board | U12155E |

Documents Related to Flash Memory Writing

| Document Name | Document No. |
|--|--------------|
| PG-FP3 Flash Memory Programmer User's Manual | U13502E |

Other Related Documents

| Document Name | Document No. |
|--|--------------|
| SEMICONDUCTOR SELECTION GUIDE - Products and Packages - | X13769X |
| Semiconductor Device Mount Manual | Note |
| Quality Grades on NEC Semiconductor Devices | C11531E |
| NEC Semiconductor Device Reliability/Quality Control System | C10983E |
| Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD) | C11892E |

Note See the "Semiconductor Device Mount Manual" website (http://www.necel.com/pkg/en/mount/index.html).

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

CONTENTS

| CHAPTI | ER 1 OVERVIEW | 32 | | |
|--------|---|-----|--|--|
| 1.1 | Features | | | |
| 1.2 | Ordering Information | | | |
| 1.3 | Pin Configuration (Top View) | | | |
| 1.4 | Block Diagram | | | |
| 1.5 | Function List | | | |
| 1.6 | .6 Differences Between Models in μ PD784216A, 784216AY/784218A, | | | |
| | 784218AY Subseries | 45 | | |
| | | | | |
| | ER 2 PIN FUNCTIONS | | | |
| 2.1 | Pin Function List | | | |
| 2.2 | Pin Function Description | | | |
| 2.3 | Pin I/O Circuit and Handling of Unused Pins | 59 | | |
| СНАРТІ | ER 3 CPU ARCHITECTURE | 63 | | |
| 3.1 | Memory Space | | | |
| 3.2 | Internal ROM Area | | | |
| 3.3 | Base Area | | | |
| 0.0 | 3.3.1 Vector table area | | | |
| | 3.3.2 CALLT instruction table area | | | |
| | 3.3.3 CALLF instruction entry area | | | |
| 3.4 | Internal Data Area | | | |
| 0 | 3.4.1 Internal RAM area | | | |
| | 3.4.2 Special function register (SFR) area | | | |
| | 3.4.3 External SFR area | | | |
| 3.5 | External Memory Space | 79 | | |
| 3.6 | Memory Mapping of μ PD78F4216A and 78F4218A | 80 | | |
| 3.7 | Control Registers | | | |
| 0 | 3.7.1 Program counter (PC) | - | | |
| | 3.7.2 Program status word (PSW) | | | |
| | 3.7.3 Using RSS bit | | | |
| | 3.7.4 Stack pointer (SP) | | | |
| 3.8 | General-Purpose Registers | 93 | | |
| | 3.8.1 Configuration | | | |
| | 3.8.2 Functions | | | |
| 3.9 | Special Function Registers (SFRs) | | | |
| 3.10 | Cautions | | | |
| | | | | |
| CHAPTI | ER 4 CLOCK GENERATOR | 105 | | |
| 4.1 | Functions | | | |
| 4.2 | Configuration | | | |
| 4.3 | Control Registers | | | |
| 4.4 | System Clock Oscillator | | | |
| | 4.4.1 Main system clock oscillator | | | |
| | 4.4.2 Subsystem clock oscillator | | | |
| | 4.4.3 Frequency divider | | | |
| | 4.4.4 When no subsystem clocks are used | | | |

| 4.5 | Clock | Generator Operations | 116 |
|-------|---------|--|-----|
| | 4.5.1 | Main system clock operations | 117 |
| | 4.5.2 | Subsystem clock operations | 118 |
| 4.6 | Chang | ging System Clock and CPU Clock Settings | 119 |
| CHAPT | ER 5 F | PORT FUNCTIONS | 120 |
| 5.1 | Digital | Input/Output Ports | 120 |
| 5.2 | Port C | onfiguration | 122 |
| | 5.2.1 | Port 0 | 122 |
| | 5.2.2 | Port 1 | 124 |
| | 5.2.3 | Port 2 | 125 |
| | 5.2.4 | Port 3 | 129 |
| | 5.2.5 | Port 4 | 131 |
| | 5.2.6 | Port 5 | 132 |
| | 5.2.7 | Port 6 | 133 |
| | 5.2.8 | Port 7 | 136 |
| | 5.2.9 | Port 8 | 139 |
| | 5.2.10 | Port 9 | 140 |
| | 5.2.11 | Port 10 | 141 |
| | 5.2.12 | Port 12 | 142 |
| | 5.2.13 | Port 13 | 143 |
| 5.3 | Contro | ol Registers | 144 |
| 5.4 | Opera | tions | 150 |
| | 5.4.1 | Writing to input/output port | 150 |
| | 5.4.2 | Reading from input/output port | 150 |
| | 5.4.3 | Operations on input/output port | 150 |
| СНАРТ | FR 6 F | REAL-TIME OUTPUT FUNCTIONS | 151 |
| 6.1 | | ons | |
| 6.2 | | guration | |
| 6.3 | _ | ol Registers | |
| 6.4 | | tion | |
| 6.5 | | | |
| 6.6 | • | ons | |
| СНАРТ | ER 7 1 | TIMER OVERVIEW | 158 |
| CHAPT | ER 8 1 | 6-BIT TIMER/EVENT COUNTER | 161 |
| 8.1 | Functi | on | 161 |
| 8.2 | Config | guration | 162 |
| 8.3 | Contro | ol Registers | 166 |
| 8.4 | Opera | tion | 172 |
| | 8.4.1 | Operation as interval timer (16-bit operation) | 172 |
| | 8.4.2 | Operation as PPG output | 174 |
| | 8.4.3 | Operation as pulse width measurement | 175 |
| | 8.4.4 | Operation as external event counter | 182 |
| | 8.4.5 | Operation as square wave output | 184 |
| | 8.4.6 | Operation as one-shot pulse output | |
| 8.5 | Cautio | · | |

| CHAPT | ER 9 8-BIT | TIMER/EVENT COUNTER 1, 2 | 194 |
|--------------|--------------|---|-----|
| 9.1 | Functions . | · | 194 |
| 9.2 | Configurat | ion | 195 |
| 9.3 | Control Re | gisters | 198 |
| 9.4 | Operation | | |
| | 9.4.1 Ope | eration as interval timer (8-bit operation) | 203 |
| | 9.4.2 Ope | eration as external event counter | 207 |
| | 9.4.3 Ope | eration as square wave output (8-bit resolution) | 208 |
| | 9.4.4 Ope | eration as 8-bit PWM output | 209 |
| | 9.4.5 Ope | eration as interval timer (16-bit operation) | 212 |
| 9.5. | Cautions | | 213 |
| CHAPTI | ER 10 8-BI | T TIMER/EVENT COUNTER 5, 6 | 215 |
| 10.1 | | | |
| 10.2 | Configurati | ion | 216 |
| 10.3 | • | gisters | |
| 10.4 | Operation | | 224 |
| | • | eration as interval timer (8-bit operation) | |
| | • | eration as external event counter | |
| | | eration as square wave output (8-bit resolution) | |
| | • | eration as 8-bit PWM output | |
| | • | eration as interval timer (16-bit operation) | |
| 10.5 | | | |
| OLIADTI | -D 44 0 DI | T TIMED/EVENT COUNTED 7 0 | 000 |
| | | T TIMER/EVENT COUNTER 7, 8 | |
| 11.1 11.2 | | | |
| 11.2 | • | ion | |
| | | | |
| 11.4 | • | Avertion on interval times (O bit appretion) | |
| | | eration as interval timer (8-bit operation) | |
| | • | eration as external event counter | |
| | • | eration as square wave output (8-bit resolution)eration as 8-bit PWM output | |
| | | • | |
| 11.5 | • | eration as interval timer (16-bit operation) | |
| 11.5 | Caudons | | 233 |
| CHAPT | ER 12 WAT | CH TIMER2 | 257 |
| 12.1 | Function | | 257 |
| 12.2 | Configurat | ion | 258 |
| 12.3 | Control Re | gister | 259 |
| 12.4 | Operation . | | 261 |
| | 12.4.1 Ope | eration as watch timer | 261 |
| | 12.4.2 Ope | eration as interval timer | 261 |
| CHADT | ED 12 \\/AT | TCHDOG TIMER | າຄາ |
| 13.1 | | ion | |
| 13.1 | • | gister | |
| 13.2 | | gister | |
| 13.3 | • | Int operation | |
| | | rrupt priority order | |
| | 10.0.2 11110 | Trupt priority order | 200 |

| 13.4 | Cautions | 267 |
|-------|---|-------|
| | 13.4.1 General cautions when using watchdog timer | . 267 |
| | 13.4.2 Cautions about μPD784218A Subseries watchdog timer | 267 |
| CHAPT | ER 14 A/D CONVERTER | . 268 |
| 14.1 | Functions | 268 |
| 14.2 | Configuration | 268 |
| 14.3 | Control Registers | 271 |
| 14.4 | Operations | 274 |
| | 14.4.1 Basic operations of A/D converter | . 274 |
| | 14.4.2 Input voltage and conversion result | . 276 |
| | 14.4.3 Operation mode of A/D converter | . 277 |
| 14.5 | Cautions | 279 |
| CHAPT | ER 15 D/A CONVERTER | . 285 |
| 15.1 | Function | |
| 15.2 | Configuration | |
| 15.3 | Control Registers | |
| 15.4 | Operation | |
| 15.5 | Cautions | |
| CHAPT | ER 16 SERIAL INTERFACE OVERVIEW | . 290 |
| CHADT | ER 17 ASYNCHRONOUS SERIAL INTERFACE/3-WIRE SERIAL I/O | 202 |
| 17.1 | Switching Between Asynchronous Serial Interface Mode and 3-Wire Serial I/O Mode | |
| 17.2 | Asynchronous Serial Interface Mode | |
| | 17.2.1 Configuration | |
| | 17.2.2 Control registers | |
| 17.3 | Operation | |
| | 17.3.1 Operation stop mode | |
| | 17.3.2 Asynchronous serial interface (UART) mode | |
| | 17.3.3 Infrared data transfer mode | |
| | 17.3.4 Standby mode operation | 0.46 |
| 17.4 | 3-Wire Serial I/O Mode | 319 |
| | 17.4.1 Configuration | |
| | 17.4.2 Control registers | |
| | 17.4.3 Operation | |
| СНДРТ | ER 18 3-WIRE SERIAL I/O MODE | 325 |
| 18.1 | Function | |
| 18.2 | Configuration | |
| 18.3 | Control Registers | |
| 18.4 | Operation | |
| CHAPT | ER 19 I ² C BUS MODE (μPD784216AY, 784218AY SUBSERIES ONLY) | . 332 |
| 19.1 | Overview of Function | |
| 19.2 | Configuration | |
| 19.3 | Control Registers | |
| 19.4 | I ² C Bus Mode Function | |
| | 19.4.1 Pin Configuration | 3/17 |

| 19.5 | I ² C Bus Definitions and Control Method | 348 |
|---------------|---|-----|
| | 19.5.1 Start condition | 348 |
| | 19.5.2 Address | 349 |
| | 19.5.3 Transfer direction specification | 349 |
| | 19.5.4 Acknowledge signal (ACK) | 357 |
| | 19.5.5 Stop condition | 358 |
| | 19.5.6 Wait signal (WAIT) | 352 |
| | 19.5.7 I ² C interrupt request (INTIIC0) | 354 |
| | 19.5.8 Interrupt request (INTIIC0) generation timing and wait control | 372 |
| | 19.5.9 Address match detection | 373 |
| | 19.5.10 Error detection | 373 |
| | 19.5.11 Extended codes | 374 |
| | 19.5.12 Arbitration | 374 |
| | 19.5.13 Wake-up function | 376 |
| | 19.5.14 Communication reservation | 377 |
| | 19.5.15 Additional cautions | 380 |
| | 19.5.16 Communication operation | |
| 19.6 | Timing Charts | 383 |
| | TER 20 CLOCK OUTBUT EUNCTION | 200 |
| СПАРТ 20.1 | TER 20 CLOCK OUTPUT FUNCTIONFunctions | |
| 20.1 | | |
| 20.2 | <u> </u> | |
| 20.0 | Control ricgisters | |
| CHAPT | TER 21 BUZZER OUTPUT FUNCTIONS | 394 |
| 21.1 | Function | 394 |
| 21.2 | Configuration | 394 |
| 21.3 | Control Registers | 395 |
| | | |
| | TER 22 EDGE DETECTION FUNCTION | |
| 22.1 | Control Registers | |
| 22.2 | Edge Detection of P00 to P06 Pins | 398 |
| СНАРТ | TER 23 INTERRUPT FUNCTIONS | 399 |
| 23.1 | Interrupt Request Sources | |
| | 23.1.1 Software interrupts | |
| | 23.1.2 Operand error interrupts | |
| | 23.1.3 Non-maskable interrupts | |
| | 23.1.4 Maskable interrupts | |
| 23.2 | • | |
| | 23.2.1 Vectored interrupt service | |
| | 23.2.2 Macro service | |
| | 23.2.3 Context switching | |
| 23.3 | Interrupt Processing Control Registers | |
| - | 23.3.1 Interrupt control registers | |
| | 23.3.2 Interrupt mask registers (MK0, MK1) | |
| | 23.3.3 In-service priority register (ISPR) | |
| | 23.3.4 Interrupt mode control register (IMC) | |
| | 23.3.5 Watchdog timer mode register (WDM) | |
| | | |

| | 23.3.6 | Interrupt selection control register (SNMI) | 415 |
|--------|--------|---|-----|
| | 23.3.7 | Program status word (PSW) | 416 |
| 23.4 | Softwa | are Interrupt Acknowledgment Operations | 417 |
| | 23.4.1 | BRK instruction software interrupt acknowledgement operation | 417 |
| | 23.4.2 | BRKCS instruction software interrupt (software context switching) | |
| | | acknowledgement operation | |
| 23.5 | Opera | nd Error Interrupt Acknowledge | 418 |
| 23.6 | Non-N | laskable Interrupt Acknowledge | 419 |
| 23.7 | Maska | ble Interrupt Acknowledge | 423 |
| | 23.7.1 | Vectored interrupt | 425 |
| | 23.7.2 | Context switching | |
| | 23.7.3 | Maskable interrupt priority levels | |
| 23.8 | Macro | Service Function | |
| | 23.8.1 | Outline of macro service function | |
| | 23.8.2 | Types of macro service | |
| | 23.8.3 | Basic macro service operation | |
| | 23.8.4 | Operation at end of macro service | |
| | 23.8.5 | Macro service control registers | |
| | 23.8.6 | Macro service type A | |
| | 23.8.7 | Macro service type B | |
| | 23.8.8 | Macro service type C | |
| | 23.8.9 | Counter mode | |
| | | Interrupt Requests and Macro Service Are Temporarily Held Pending | 470 |
| 23.10 | | ctions Whose Execution Is Temporarily Suspended by | |
| | | upt or Macro Service | |
| 23.11 | | upt and Macro Service Operation Timing | |
| | | Interrupt acknowledge processing time | |
| 00.40 | | Processing time of macro service | |
| | | ring Interrupt Function to Initial State | |
| 23.13 | Cautio | ons | 475 |
| CHAPTI | FR 24 | LOCAL BUS INTERFACE FUNCTIONS | 477 |
| | | nal Memory Expansion Function | |
| 24.2 | | ol Registers | |
| 24.3 | | ry Map for External Memory Expansion | |
| 24.4 | | g of External Memory Expansion Functions | |
| | 24.4.1 | Multiplexed bus mode timing | |
| | 24.4.2 | Separate bus mode timing | |
| 24.5 | Wait F | unctions | |
| | 24.5.1 | Address wait | 503 |
| | 24.5.2 | Access wait | |
| 24.6 | Exterr | nal Access Status Output Function (μ PD784218A, 784218AY Subseries Only) | 512 |
| | 24.6.1 | Overview | |
| | 24.6.2 | Configuration of external access status output function | |
| | 24.6.3 | External access status enable register | |
| | 24.6.4 | External access status signal timing | |
| | 24.6.5 | EXA pin status during each mode | 574 |
| 24 7 | Fyterr | nal Memory Connection Example | 515 |

| CHAPT | ER 25 STANDBY FUNCTION | 516 |
|-------|--|-----|
| 25.1 | Configuration and Function | 516 |
| 25.2 | Control Registers | 518 |
| 25.3 | HALT Mode | 524 |
| | 25.3.1 Settings and operating states of HALT mode | 524 |
| | 25.3.2 Releasing HALT mode | 526 |
| 25.4 | STOP Mode | 534 |
| | 25.4.1 Settings and operating states of STOP mode | 534 |
| | 25.4.2 Releasing STOP mode | 536 |
| 25.5 | IDLE Mode | 542 |
| | 25.5.1 Settings and operating states of IDLE mode | 542 |
| | 25.5.2 Releasing IDLE mode | 544 |
| 25.6 | Check Items When Using STOP or IDLE Mode | 549 |
| 25.7 | Low Power Consumption Mode | 552 |
| | 25.7.1 Setting low power consumption mode | 552 |
| | 25.7.2 Returning to main system clock operation | 553 |
| | 25.7.3 Standby function in low power consumption mode | 554 |
| CHAPT | ER 26 RESET FUNCTION | 559 |
| СНДРТ | ER 27 ROM CORRECTION (μPD784218A, 784218AY SUBSERIES ONLY) | 561 |
| 27.1 | ROM Correction Functions | |
| 27.2 | ROM Correction Configuration | |
| 27.3 | Control Register for ROM Correction | |
| 27.4 | Usage of ROM Correction | |
| 27.5 | Conditions for Executing ROM Correction | |
| СНДРТ | ER 28 FLASH MEMORY PROGRAMMING | 560 |
| 28.1 | Selecting Communication Protocol | |
| 28.2 | Flash Memory Programming Functions | |
| 28.3 | Connecting Flashpro III | |
| _0.0 | | |
| CHAPT | ER 29 INSTRUCTION OPERATION | 573 |
| 29.1 | Examples | 573 |
| 29.2 | List of Operations | 577 |
| 29.3 | Lists of Addressing Instructions | 602 |
| CHAPT | ER 30 ELECTRICAL SPECIFICATIONS (μPD784214A, 784215A, 784216A, 784217A, 784218A, 784214AY, 784215AY, 784216AY, 784217AY, 784218AY) | 608 |
| CHAPT | ER 31 ELECTRICAL SPECIFICATIONS (μ PD78F4216A, 78F4218A, 78F4216AY, | |
| | 78F4218AY) | 632 |
| CHAPT | ER 32 PACKAGE DRAWINGS | 659 |
| CHAPT | ER 33 RECOMMENDED SOLDERING CONDITIONS | 661 |
| APPEN | DIX A MAJOR DIFFERENCES FROM μ PD78078Y SUBSERIES | 666 |
| APPEN | DIX B DEVELOPMENT TOOLS | 667 |
| B.1 | Language Processing Software | 670 |

| | B.2 | Flash Memory Writing Tools | |
|---|--------------|---|-------|
| | B.3 | Debugging Tools | 672 |
| | | B.3.1 Hardware | 672 |
| | | B.3.2 Software | 674 |
| * | B.4 | Cautions on Designing Target System | 675 |
| | B.5 | Conversion Socket (EV-9200GF-100) and Conversion Adapter (TGC-100SDW) | . 678 |
| | | DIX D REGISTER INDEX | |
| | | | |
| | D.1 | Register Index (Alphabetical Order) | |
| | D.2 | Register Index (Alphabetical Order) | . 686 |
| | APPEN | DIX E REVISION HISTORY | 690 |

LIST OF FIGURES (1/8)

| Figure No. | Title | Page |
|------------|---|------|
| 2-1 | Pin I/O Circuit | 61 |
| 3-1 | μPD784214A Memory Map | . 66 |
| 3-2 | μPD784215A Memory Map | |
| 3-3 | μPD784216A Memory Map | 68 |
| 3-4 | μPD784217A Memory Map | 69 |
| 3-5 | μPD784218A Memory Map | . 70 |
| 3-6 | Internal RAM Memory Map | . 77 |
| 3-7 | Internal Memory Size Switching Register (IMS) Format | 80 |
| 3-8 | Program Counter (PC) Format | . 82 |
| 3-9 | Program Status Word (PSW) Format | 83 |
| 3-10 | Stack Pointer (SP) Format | . 89 |
| 3-11 | Data Saved to Stack | 90 |
| 3-12 | Data Restored from Stack | 91 |
| 3-13 | General-Purpose Register Format | 93 |
| 3-14 | General-Purpose Register Addresses | 94 |
| 4-1 | Block Diagram of Clock Generator | 106 |
| 4-2 | Standby Control Register (STBC) Format | 112 |
| 4-3 | Oscillation Mode Selection Register (CC) Format | 109 |
| 4-4 | Clock Status Register (PCS) Format | 110 |
| 4-5 | Oscillation Stabilization Time Specification Register (OSTS) Format | 111 |
| 4-6 | External Circuit of Main System Clock Oscillator | 112 |
| 4-7 | External Circuit of Subsystem Clock Oscillator | 112 |
| 4-8 | Examples of Oscillator Connected Incorrectly | 113 |
| 4-9 | Main System Clock Stop Function | 117 |
| 4-10 | System Clock and CPU Clock Switching | 119 |
| 5-1 | Port Configuration | 120 |
| 5-2 | Block Diagram of P00 to P06 | 123 |
| 5-3 | Block Diagram of P10 to P17 | 124 |
| 5-4 | Block Diagram of P20 and P22 | 125 |
| 5-5 | Block Diagram of P21, P23, P24, and P26 | 126 |
| 5-6 | Block Diagram of P25 | 127 |
| 5-7 | Block Diagram of P27 | 128 |
| 5-8 | Block Diagram of P30 to P32 and P37 | 129 |
| 5-9 | Block Diagram of P33 to P36 | 130 |
| 5-10 | Block Diagram of P40 to P47 | 131 |
| 5-11 | Block Diagram of P50 to P57 | 132 |
| 5-12 | Block Diagram of P60 to P63 | 133 |
| 5-13 | Block Diagram of P64, P65, and P67 | 134 |
| 5-14 | Block Diagram of P66 | 135 |
| 5-15 | Block Diagram of P70 | 136 |

LIST OF FIGURES (2/8)

| Figure No. | Title | Page |
|------------|--|------|
| 5-16 | Block Diagram of P71 | 137 |
| 5-17 | Block Diagram of P72 | 138 |
| 5-18 | Block Diagram of P80 to P87 | 139 |
| 5-19 | Block Diagram of Falling Edge Detection Circuit | 139 |
| 5-20 | Block Diagram of P90 to P95 | 140 |
| 5-21 | Block Diagram of P100 to P103 | 141 |
| 5-22 | Block Diagram of P120 to P127 | 142 |
| 5-23 | Block Diagram of P130 and P131 | 143 |
| 5-24 | Port Mode Register Format | 146 |
| 5-25 | Pull-Up Resistor Option Register Format | 148 |
| 5-26 | Port Function Control Register (PF2) Format | 149 |
| 6-1 | Block Diagram of Real-Time Output Port | 152 |
| 6-2 | Real-time Output Buffer Register Configuration | 153 |
| 6-3 | Real-Time Output Port Mode Register (RTPM) Format | 154 |
| 6-4 | Real-Time Output Port Control Register (RTPC) Format | 155 |
| 6-5 | Example of Operation Timing of Real-Time Output Port (EXTR = 0, BYTE = 0) | 156 |
| 7-1 | Timer/Counter Block Diagram | 159 |
| 8-1 | Block Diagram of 16-Bit Timer/Event Counter | 162 |
| 8-2 | Format of 16-Bit Timer Mode Control Register (TMC0) | 167 |
| 8-3 | Format of Capture/Compare Control Register 0 (CRC0) | 169 |
| 8-4 | Format of 16-Bit Timer Output Control Register (TOC0) | 170 |
| 8-5 | Format of Prescaler Mode Register 0 (PRM0) | 171 |
| 8-6 | Control Register Settings During Interval Timer Operation | 172 |
| 8-7 | Configuration of Interval Timer | 173 |
| 8-8 | Timing of Interval Timer Operation | 173 |
| 8-9 | Control Register Settings during PPG Output Operation | 174 |
| 8-10 | Control Register Settings During Pulse Width Measurement with | |
| | Free-Running Counter and One Capture Register | 175 |
| 8-11 | Configuration for Pulse Width Measurement with Free-Running Counter | 176 |
| 8-12 | Timing of Pulse Width Measurement with Free-Running Counter and One Capture Register | |
| | (with Both Edges Specified) | |
| 8-13 | Control Register Settings During Measurement of Two Pulse Widths with Free-Running Counter | |
| 8-14 | CR01 Capture Operation with Rising Edge Specified | |
| 8-15 | Timing of Pulse Width Measurement with Free-Running Counter (with Both Edges Specified) | 178 |
| 8-16 | Control Register Settings During Pulse Width Measurement with | |
| | Free-Running Counter and Two Capture Registers | 179 |
| 8-17 | Timing of Pulse Width Measurement with Free-Running Counter and | |
| _ | Two Capture Registers (with Rising Edge Specified) | |
| 8-18 | Control Register Settings During Pulse Width Measurement by Restarting | |
| 8-19 | Timing of Pulse Width Measurement by Restarting (with Rising Edge Specified) | |
| 8-20 | Control Register Settings During External Event Counter Mode | 183 |

LIST OF FIGURES (3/8)

| Figure No. | Title | Page |
|------------|--|------|
| 8-21 | Configuration of External Event Counter | 183 |
| 8-22 | Timing of External Event Counter Operation (with Rising Edge Specified) | |
| 8-23 | Control Register Settings During Square Wave Output Mode | |
| 8-24 | Timing of Square Wave Output Operation | |
| 8-25 | Control Register Settings During One-Shot Pulse Output with Software Trigger | 187 |
| 8-26 | Timing of One-Shot Pulse Output Operation with Software Trigger | |
| 8-27 | Control Register Settings During One-Shot Pulse Output with External Trigger | 189 |
| 8-28 | Timing of One-Shot Pulse Output Operation with External Trigger (with Rising Edge Specified) | |
| 8-29 | Start Timing of 16-Bit Timer Register | 191 |
| 8-30 | Timing After Changing Value of Compare Register During Timer Count Operation | 191 |
| 8-31 | Data Hold Timing of Capture Register | 192 |
| 8-32 | Operation Timing of OVF0 Flag | 193 |
| 9-1 | Block Diagram of 8-Bit Timer/Event Counter 1, 2 | 195 |
| 9-2 | Format of 8-Bit Timer Mode Control Register 1 (TMC1) | 199 |
| 9-3 | Format of 8-Bit Timer Mode Control Register 2 (TMC2) | 200 |
| 9-4 | Format of Prescaler Mode Register 1 (PRM1) | 201 |
| 9-5 | Format of Prescaler Mode Register 2 (PRM2) | 202 |
| 9-6 | Timing of Interval Timer Operation | |
| 9-7 | Timing of External Event Counter Operation (with Rising Edge Specified) | 207 |
| 9-8 | Timing of PWM Output | |
| 9-9 | Timing of Operation Based on CRn0 Transitions | 211 |
| 9-10 | Cascade Connection Mode with 16-Bit Resolution | 213 |
| 9-11 | Start Timing of 8-Bit Timer Counter | 213 |
| 9-12 | Timing After Compare Register Changes During Timer Counting | 214 |
| 10-1 | Block Diagram of 8-Bit Timer/Event Counter 5, 6 | 216 |
| 10-2 | Format of 8-Bit Timer Mode Control Register 5 (TMC5) | |
| 10-3 | Format of 8-Bit Timer Mode Control Register 6 (TMC6) | 221 |
| 10-4 | Format of Prescaler Mode Register 5 (PRM5) | |
| 10-5 | Format of Prescaler Mode Register 6 (PRM6) | 223 |
| 10-6 | Timing of Interval Timer Operation | |
| 10-7 | Timing of External Event Counter Operation (with Rising Edge Specified) | |
| 10-8 | Timing of PWM Output | |
| 10-9 | Timing of Operation Based on CRn0 Transitions | |
| 10-10 | Cascade Connection Mode with 16-Bit Resolution | |
| 10-11 | Start Timing of 8-Bit Timer Counter | |
| 10-12 | Timing After Compare Register Changes During Timer Counting | 235 |
| 11-1 | Block Diagram of 8-Bit Timer/Event Counter 7, 8 | |
| 11-2 | Format of 8-Bit Timer Mode Control Register 7 (TMC7) | |
| 11-3 | Format of 8-Bit Timer Mode Control Register 8 (TMC8) | |
| 11-4 | Format of Prescaler Mode Register 7 (PRM7) | 243 |

LIST OF FIGURES (4/8)

| Figure No. | Title | Page |
|------------|---|------|
| 11-5 | Format of Prescaler Mode Register 8 (PRM8) | 244 |
| 11-6 | Timing of Interval Timer Operation | |
| 11-7 | Timing of External Event Counter Operation (with Rising Edge Specified) | |
| 11-8 | Timing of PWM Output | |
| 11-9 | Timing of Operation Based on CRn0 Transitions | |
| 11-10 | Cascade Connection Mode with 16-Bit Resolution | |
| 11-11 | Start Timing of 8-Bit Timer Counter Register | |
| 11-12 | Timing After Compare Register Changes During Timer Counting | |
| 12-1 | Block Diagram of Watch Timer | 258 |
| 12-2 | Format of Watch Timer Mode Control Register (WTM) | 260 |
| 12-3 | Operation Timing of Watch Timer/Interval Timer | 262 |
| 13-1 | Watchdog Timer Block Diagram | 263 |
| 13-2 | Watchdog Timer Mode Register (WDM) Format | 265 |
| 14-1 | A/D Converter Block Diagram | |
| 14-2 | A/D Converter Mode Register (ADM) Format | |
| 14-3 | A/D Converter Input Selection Register (ADIS) Format | |
| 14-4 | Basic Operations of A/D Converter | |
| 14-5 | Relationship Between Analog Input Voltage and A/D Conversion Result | |
| 14-6 | A/D Conversion Operation by Hardware Start (with Falling Edge Specified) | |
| 14-7 | A/D Conversion Operation by Software Start | |
| 14-8 | Method to Reduce Current Consumption in Standby Mode | |
| 14-9 | Handling of Analog Input Pin | |
| 14-10 | A/D Conversion End Interrupt Generation Timing | |
| 14-11 | Conversion Results Immediately After A/D Conversion Is Started | |
| 14-12 | Conversion Result Read Timing (When Conversion Result Is Undefined) | |
| 14-13 | Conversion Result Read Timing (When Conversion Result Is Normal) | |
| 14-14 | Handling of AVDD Pin | |
| 14-15 | Internal Equivalence Circuit of ANI0 to ANI7 Pins | |
| 14-16 | Example of Circuit When Signal Source Impedance Is High | 284 |
| 15-1 | D/A Converter Block Diagram | |
| 15-2 | D/A Converter Mode Registers 0, 1 (DAM0, DAM1) Formats | 287 |
| 15-3 | Buffer Amp Insertion Example | 289 |
| 16-1 | Serial Interface Example | 291 |
| 17-1 | Switching Asynchronous Serial Interface Mode and 3-Wire Serial I/O Mode | |
| 17-2 | Block Diagram in Asynchronous Serial Interface Mode | |
| 17-3 | Asynchronous Serial Interface Mode Registers 1, 2 (ASIM1, ASIM2) Format | 299 |
| 17-4 | Asynchronous Serial Interface Status Registers 1, 2 (ASIS1, ASIS2) Format | 300 |

LIST OF FIGURES (5/8)

| Figure No. | Title | Page |
|------------|---|------|
| 17-5 | Baud Rate Generator Control Registers 1, 2 (BRGC1, BRGC2) Format | 302 |
| 17-6 | Baud Rate Capacity Error Considering Sampling Errors (When k = 0) | |
| 17-7 | Asynchronous Serial Interface Transmit/Receive Data Format | |
| 17-8 | Asynchronous Serial Interface Transmit Completion Interrupt Timing | |
| 17-9 | Asynchronous Serial Interface Receive Completion Interrupt Timing | |
| 17-10 | Receive Error Timing | |
| 17-11 | Comparison of Infrared Data Transfer Mode and UART Mode Data Formats | 315 |
| 17-12 | Block Diagram in 3-Wire Serial I/O Mode | 320 |
| 17-13 | Serial Operation Mode Registers 1, 2 (CSIM1, CSIM2) Format | 321 |
| 17-14 | Serial Operation Mode Registers 1, 2 (CSIM1, CSIM2) Format | 322 |
| 17-15 | Serial Operation Mode Registers 1, 2 (CSIM1, CSIM2) Format | 323 |
| 17-16 | 3-Wire Serial I/O Mode Timing | 324 |
| 18-1 | Block Diagram of Clocked Serial Interface (in 3-Wire Serial I/O Mode) | 326 |
| 18-2 | Serial Operation Mode Register 0 (CSIM0) Format | 327 |
| 18-3 | Serial Operation Mode Register 0 (CSIM0) Format | 329 |
| 18-4 | Serial Operation Mode Register 0 (CSIM0) Format | 330 |
| 18-5 | 3-Wire Serial I/O Mode Timing | 331 |
| 19-1 | Serial Bus Configuration Example in I ² C Bus Mode | 333 |
| 19-2 | Block Diagram of Clocked Serial Interface (I ² C Bus Mode) | 334 |
| 19-3 | I ² C Bus Control Register (IICC0) Format | 337 |
| 19-4 | I ² C Bus Status Register (IICS0) Format | 341 |
| 19-5 | Format of Prescaler Mode Register for Serial Clock (SPRM0) | 345 |
| 19-6 | Pin Configuration | 347 |
| 19-7 | Serial Data Transfer Timing of I ² C Bus | 348 |
| 19-8 | Start Condition | 348 |
| 19-9 | Address | |
| 19-10 | Transfer Direction Specification | 349 |
| 19-11 | Acknowledge Signal | 350 |
| 19-12 | Stop Condition | |
| 19-13 | Wait Signal | 352 |
| 19-14 | Example of Arbitration Timing | 375 |
| 19-15 | Timing of Communication Reservation | 378 |
| 19-16 | Communication Reservation Acceptance Timing | 378 |
| 19-17 | Communication Reservation Procedure | |
| 19-18 | Master Operating Procedure | 381 |
| 19-19 | Slave Operating Procedure | 382 |
| 19-20 | ${\sf Master} \to {\sf Slave} \ {\sf Communication} \ {\sf Example} \ ({\sf When} \ {\sf Master} \ {\sf and} \ {\sf Slave} \ {\sf Select} \ 9 \ {\sf Clock} \ {\sf Waits}) \dots \dots$ | 384 |
| 19-21 | ${\sf Slave} \rightarrow {\sf Master} \ {\sf Communication} \ {\sf Example} \ ({\sf When} \ {\sf Master} \ {\sf and} \ {\sf Slave} \ {\sf Select} \ 9 \ {\sf Clock} \ {\sf Waits}) \dots \dots$ | 387 |
| 20-1 | Remote Control Output Application Example | 390 |
| 20-2 | Clock Output Function Block Diagram | 391 |

LIST OF FIGURES (6/8)

| Figure No. | Title | Page |
|------------|--|------|
| 20-3 | Clock Output Control Register (CKS) Format | 392 |
| 20-4 | Port 2 Mode Register (PM2) Format | |
| | | |
| 21-1 | Buzzer Output Function Block Diagram | |
| 21-2 | Clock Output Control Register (CKS) Format | 395 |
| 21-3 | Port 2 Mode Register (PM2) Format | 396 |
| 22-1 | Format of External Interrupt Rising Edge Enable Register (EGP0) and | |
| | External Interrupt Falling Edge Enable Register (EGN0) | 397 |
| 22-2 | Block Diagram of P00 to P06 Pins | 398 |
| 23-1 | Interrupt Control Register (××ICn) | 407 |
| 23-2 | Format of Interrupt Mask Registers (MK0, MK1) | 411 |
| 23-3 | Format of In-Service Priority Register (ISPR) | |
| 23-4 | Format of Interrupt Mode Control Register (IMC) | 413 |
| 23-5 | Format of Watchdog Timer Mode Register (WDM) | 414 |
| 23-6 | Format of Interrupt Selection Control Register (SNMI) | 415 |
| 23-7 | Format of Program Status Word (PSWL) | 416 |
| 23-8 | Context Switching Operation by Execution of BRKCS Instruction | 417 |
| 23-9 | Return from BRKCS Instruction Software Interrupt (RETCSB Instruction Operation) | 418 |
| 23-10 | Non-Maskable Interrupt Request Acknowledgement Operations | 419 |
| 23-11 | Interrupt Acknowledgement Processing Algorithm | 424 |
| 23-12 | Context Switching Operation by Generation of Interrupt Request | 425 |
| 23-13 | Return from Interrupt that Uses Context Switching by Means of RETCS Instruction | 426 |
| 23-14 | Examples of Servicing When Another Interrupt Request is Generated During Interrupt Service | 428 |
| 23-15 | Examples of Servicing of Simultaneously Generated Interrupts | 431 |
| 23-16 | Differences in Level 3 Interrupt Acknowledgement According to IMC Register Setting | 432 |
| 23-17 | Differences Between Vectored Interrupt and Macro Service Processing | 433 |
| 23-18 | Macro Service Processing Sequence | 436 |
| 23-19 | Operation at End of Macro Service When VCIE = 0 | 438 |
| 23-20 | Operation at End of Macro Service When VCIE = 1 | 439 |
| 23-21 | Macro Service Control Word Format | 441 |
| 23-22 | Macro Service Mode Register Format | 442 |
| 23-23 | Macro Service Data Transfer Processing Flow (Type A) | 445 |
| 23-24 | Type A Macro Service Channel | 447 |
| 23-25 | Asynchronous Serial Reception | 448 |
| 23-26 | Macro Service Data Transfer Processing Flow (Type B) | 450 |
| 23-27 | Type B Macro Service Channel | 451 |
| 23-28 | Parallel Data Input Synchronized with External Interrupts | 452 |
| 23-29 | Parallel Data Input Timing | 453 |
| 23-30 | Macro Service Data Transfer Processing Flow (Type C) | 455 |
| 23-31 | Type C Macro Service Channel | 458 |
| 23-32 | Stepping Motor Open Loop Control by Real-Time Output Port | 460 |
| 23-33 | Data Transfer Control Timing | 461 |

LIST OF FIGURES (7/8)

| Figure No. | Title | Page |
|------------|--|------|
| 23-34 | Single-Phase Excitation of 4-Phase Stepping Motor | 463 |
| 23-35 | 1-2-Phase Excitation of 4-Phase Stepping Motor | |
| 23-36 | Automatic Addition Control + Ring Control Block Diagram 1 | |
| | (When Output Timing Varies with 1-2-Phase Excitation) | 464 |
| 23-37 | Automatic Addition Control + Ring Control Timing Diagram 1 | |
| | (When Output Timing Varies with 1-2-Phase Excitation) | 465 |
| 23-38 | Automatic Addition Control + Ring Control Block Diagram 2 | |
| | (1-2-Phase Excitation Constant-Velocity Operation) | 466 |
| 23-39 | Automatic Addition Control + Ring Control Timing Diagram 2 | |
| | (1-2-Phase Excitation Constant-Velocity Operation) | 467 |
| 23-40 | Macro Service Data Transfer Processing Flow (Counter Mode) | |
| 23-41 | Counter Mode | |
| 23-42 | Counting Number of Edges | 469 |
| 23-43 | Interrupt Request Generation and Acknowledgment (Unit: Clock = 1/fclk) | 471 |
| 24-1 | Memory Expansion Mode Register (MM) Format | 479 |
| 24-2 | External Bus Type Selection Register (EBTS) Format | 480 |
| 24-3 | Programmable Wait Control Register (PWC1) Format | 480 |
| 24-4 | μPD784214A Memory Map | 483 |
| 24-5 | μPD784215A Memory Map | 485 |
| 24-6 | μPD784216A Memory Map | 487 |
| 24-7 | μPD784217A Memory Map | 489 |
| 24-8 | μPD784218A Memory Map | 491 |
| 24-9 | Instruction Fetch from External Memory in Multiplexed Bus Mode | 494 |
| 24-10 | Read Timing for External Memory in Multiplexed Bus Mode | 495 |
| 24-11 | Write Timing for External Memory in Multiplexed Bus Mode | 496 |
| 24-12 | Read Modify Write Timing for External Memory in Multiplexed Bus Mode | 497 |
| 24-13 | Instruction Fetch from External Memory in Separate Bus Mode | 499 |
| 24-14 | Read Timing for External Memory in Separate Bus Mode | 500 |
| 24-15 | Write Timing for External Memory in Separate Bus Mode | 501 |
| 24-16 | Read Modify Write Timing for External Memory in Separate Bus Mode | 503 |
| 24-17 | Read/Write Timing by Address Wait Function | 504 |
| 24-18 | Read Timing by Access Wait Function | 507 |
| 24-19 | Write Timing by Access Wait Function | 509 |
| 24-20 | Timing by External Wait Signal | 511 |
| 24-21 | Configuration of External Access Status Output Function | 512 |
| 24-22 | External Access Status Enable Register (EXAE) Format | 513 |
| 24-23 | Example of Local Bus Interface | 515 |
| 25-1 | Standby Function State Transitions | 517 |
| 25-2 | Standby Control Register (STBC) Format | 519 |
| 25-3 | Clock Status Register (PCS) Format | 521 |
| 25-4 | Oscillation Stabilization Time Specification Register (OSTS) Format | 523 |

LIST OF FIGURES (8/8)

| Figure No. | Title | Page |
|------------|---|------|
| 25-5 | Operation After HALT Mode Release | 528 |
| 25-6 | Operation After STOP Mode Release | 537 |
| 25-7 | Releasing STOP Mode by NMI Input | 540 |
| 25-8 | Example of Releasing STOP Mode by INTP0 to INTP6 Inputs | 541 |
| 25-9 | Operation After IDLE Mode Release | 545 |
| 25-10 | Example of Handling Address/Data Bus | 550 |
| 25-11 | Flow for Setting Subsystem Clock Operation | 552 |
| 25-12 | Setting Timing for Subsystem Clock Operation | 553 |
| 25-13 | Flow to Restore Main System Clock Operation | 554 |
| 25-14 | Timing for Restoring Main System Clock Operation | 554 |
| 26-1 | Oscillation of Main System Clock in Reset Period | 559 |
| 26-2 | Accepting Reset Signal | 560 |
| 27-1 | ROM Correction Block Diagram | 563 |
| 27-2 | Memory Mapping Example (μPD784218A) | 564 |
| 27-3 | ROM Correction Address Register (CORAH, CORAL) Format | |
| 27-4 | ROM Correction Control Register (CORC) Format | 566 |
| 28-1 | Communication Protocol Selection Format | 570 |
| 28-2 | Connection of Flashpro III in 3-Wire Serial I/O Mode (When Using 3-Wire Serial I/O) | 571 |
| 28-3 | Connection of Flashpro III in 3-Wire Serial I/O Mode (When Using Handshake) | 571 |
| 28-4 | Connection of Flashpro III in UART Mode (When Using UART) | 572 |
| 30-1 | Power Supply Voltage and Clock Cycle Time (CPU Clock Frequency: fcpu) | 609 |
| 31-1 | Power Supply Voltage and Clock Cycle Time (CPU Clock Frequency: fcPu) | 634 |
| B-1 | Development Tool Configuration | 668 |
| B-2 | Distance Between IE System and Conversion Adapter | |
| B-3 | Connection Conditions of Target System (When NP-100GC Is Used) | 676 |
| B-4 | Connection Conditions of Target System (When NP-H100GC-TQ Is Used) | 676 |
| B-5 | Connection Conditions of Target System (When NP-100GF-TQ Is Used) | 677 |
| B-6 | Connection Conditions of Target System (When NP-H100GF-TQ Is Used) | 677 |
| B-7 | Package Drawing of EV-9200GF-100 (Reference) | 678 |
| B-8 | Recommended Footprint of EV-9200GF-100 (Reference) | 679 |
| B-9 | Package Drawing of TGC-100SDW (Reference) | 680 |

LIST OF TABLES (1/3)

| Table No. | Title | Page |
|-----------|---|------|
| 1-1 | Differences Between Models in μ PD784216A, 784216AY/784218A, 784218AY Subseries | 45 |
| 2-1 | I/O Circuit Type for Each Pin and Handling Unused Pins | 59 |
| 3-1 | Vector Table Address | 73 |
| 3-2 | Internal RAM Area List | 76 |
| 3-3 | Setting Value of Internal Memory Size Switching Register (IMS) | 80 |
| 3-4 | Setting Value of Internal Memory Size Switching Register (IMS) | 81 |
| 3-5 | Register Bank Selection | |
| 3-6 | Correspondence Between Function Names and Absolute Names | |
| 3-7 | Special Function Register (SFR) List | 99 |
| 4-1 | Clock Generator Configuration | 105 |
| 5-1 | Port Functions | 121 |
| 5-2 | Port Configuration | |
| 5-3 | Port Mode Register and Output Latch Settings When Using Alternate Functions | 145 |
| 6-1 | Real-Time Output Port Configuration | |
| 6-2 | Operations for Manipulating Real-Time Output Buffer Registers | |
| 6-3 | Operating Modes and Output Triggers of Real-Time Output Port | 155 |
| 7-1 | Timer/Counter Operation | 158 |
| 8-1 | 16-bit Timer/Event Counter Configuration | 162 |
| 8-2 | Valid Edge of TI00 Pin and Capture Trigger of CR00 | |
| 8-3 | Valid Edge of TI01 Pin and Capture Trigger of CR00 | |
| 8-4 | Valid Edge of TI00 Pin and Capture Trigger of CR01 | 165 |
| 9-1 | 8-Bit Timer/Event Counter 1, 2 Configuration | 195 |
| 10-1 | 8-Bit Timer/Event Counter 5, 6 Configuration | 216 |
| 11-1 | 8-Bit Timer/Event Counter 7, 8 Configuration | 237 |
| 12-1 | Interval Time of Interval Timer | 257 |
| 12-2 | Configuration of Watch Timer | 258 |
| 12-3 | Interval Time of Interval Timer | 261 |
| 14-1 | A/D Converter Configuration | 268 |
| 14-2 | Resistance and Capacitant Values for Equivalent Circuits (Reference Values) | 284 |
| 15-1 | D/A Converter Configuration | 285 |

LIST OF TABLES (2/3)

| Table No. | Title | Page |
|-----------|---|------|
| 17-1 | Designation Differences between UART1/IOE1 and UART2/IOE2 | 292 |
| 17-2 | Serial Interface Operation Mode Settings | 294 |
| 17-3 | Asynchronous Serial Interface Configuration | |
| 17-4 | Relationship Between Main System Clock and Baud Rate | 309 |
| 17-5 | Receive Error Causes | 314 |
| 17-6 | Bit Rate and Pulse Width Values | 316 |
| 17-7 | 3-Wire Serial I/O Configuration | 319 |
| 18-1 | 3-Wire Serial I/O Configuration | 325 |
| 18-2 | Serial Interface Operation Mode Settings | 327 |
| 19-1 | I ² C Bus Mode Configuration | 333 |
| 19-2 | INTIIC0 Generation Timing and Wait Control | 372 |
| 19-3 | Definitions of Extended Code Bits | 374 |
| 19-4 | Arbitration Generation States and Interrupt Request Generation Timing | 375 |
| 19-5 | Wait Times | 378 |
| 20-1 | Clock Output Function Configuration | 391 |
| 21-1 | Buzzer Output Function Configuration | 394 |
| 23-1 | Interrupt Request Service Modes | 399 |
| 23-2 | Interrupt Request Sources | 400 |
| 23-3 | Control Registers | 404 |
| 23-4 | Flag List of Interrupt Control Registers for Interrupt Requests | 405 |
| 23-5 | Multiple Interrupt Servicing | 407 |
| 23-6 | Interrupts for Which Macro Service Can be Used | 434 |
| 23-7 | Interrupt Acknowledge Processing Time | 472 |
| 23-8 | Macro Service Processing Time | 473 |
| 24-1 | Pin Functions in Multiplexed Bus Mode | 477 |
| 24-2 | Pin States in Ports 4 to 6 in Multiplexed Bus Mode | 477 |
| 24-3 | Pin Functions in Separate Bus Mode | 478 |
| 24-4 | Pin States of Ports 4, 5, 6, and 8 in Separate Bus Mode | 478 |
| 24-5 | P37/EXA Pin Status During Each Mode | 514 |
| 25-1 | Standby Function Modes | 516 |
| 25-2 | Operating States in HALT Mode | 525 |
| 25-3 | Releasing HALT Mode and Operation After Release | 527 |
| 25-4 | Releasing HALT Mode by Maskable Interrupt Request | 533 |
| 25-5 | Operating States in STOP Mode | 535 |
| 25-6 | Releasing STOP Mode and Operation After Release | 536 |
| 25-7 | Operating States in IDLE Mode | |

LIST OF TABLES (3/3)

| Table No. | Title | Page |
|-----------|---|------|
| 25-8 | Releasing IDLE Mode and Operation After Release | 544 |
| 25-9 | Operating States in HALT Mode | |
| 25-10 | Operating States in IDLE Mode | |
| 26-1 | State After Reset for All Hardware Resets | 560 |
| 27-1 | Differences Between 78K/IV ROM Correction and 78K/0 ROM Correction | 562 |
| 27-2 | ROM Correction Configuration | 563 |
| 28-1 | Communication Protocols | 569 |
| 28-2 | Major Functions in Flash Memory Programming | 570 |
| 29-1 | 8-Bit Addressing Instructions | 602 |
| 29-2 | 16-Bit Addressing Instructions | 604 |
| 29-3 | 24-Bit Addressing Instructions | 606 |
| 29-4 | Bit Manipulation Instruction Addressing Instructions | 606 |
| 29-5 | Call Return Instructions and Branch Instruction Addressing Instructions | 607 |
| 33-1 | Surface Mounting Type Soldering Conditions | 661 |
| B-1 | Distance Between IE System and Conversion Adapter | 675 |

CHAPTER 1 OVERVIEW

The μ PD784218A Subseries is a member of the 78K/IV Series and consists of 100-pin products intended for general-purpose applications. The 78K/IV Series has 16-bit single-chip microcontrollers and provides a high-performance CPU with functions such as access to a 1 MB memory space.

The μ PD784218A has a 256 KB mask ROM and a 12,800-byte RAM on chip. In addition, it incorporates a high-performance timer/counter, an 8-bit A/D converter, an 8-bit D/A converter, and an independent 2-channel serial interface.

The μ PD784217A is a product with the mask ROM capacity of the μ PD784218A changed to 192 KB.

The μ PD784216A is based on the μ PD784218A with 128 KB of mask ROM and 8,192 bytes of RAM.


The μ PD784215A is based on the μ PD784218A with 128 KB of mask ROM and 5,120 bytes of RAM.

The μ PD784214A is based on the μ PD784218A with 128 KB of mask ROM and 3,584 bytes of RAM.

The μ PD78F4216A and 78F4218A are products with the mask ROM of the μ PD784216A and 784218A replaced by a flash memory.

The μ PD784216AY and 784218AY Subseries adds an I²C bus control function to the μ PD784216A and 784218A Subseries.


The relationships among these products are shown below.




These products can be applied in the following areas.

• Cellular phones, PHS, cordless phones, CD-ROMs, AV equipment, etc.

★ 78K/IV Series Product Development Diagram



ASSP Development



Remark VFD (Vacuum Fluorescent Display) is referred to as FIP[™] (Fluorescent Indicator Panel) in some documents, but the functions of the two are the same.

1.1 Features

- On-chip ROM correction (μPD784218A, 784218AY Subseries only)
- Inherits the peripheral functions of the μ PD78078 Subseries
- · Minimum instruction execution time
 - 160 ns (main system clock: fxx = 12.5 MHz operation)
 - 61 μ s (subsystem clock: fxT = 32.768 kHz operation)
- Instruction set suited for control applications
- Interrupt controller (4-level priority)
 - · Vectored interrupt servicing, macro service, and context switching
- · Standby function
 - · HALT, STOP, and IDLE modes
 - In the low power consumption mode: HALT and IDLE modes (subsystem clock operation)
- On-chip memory: Mask ROM 256 KB (μPD784218A, 784218AY)

192 KB (μPD784217A, 784217AY)

128 KB (μPD784215A, 784216A, 784215AY, 784216AY)

96 KB (μPD784214A, 784214AY)

Flash memory 256 KB (μPD78F4218A, 78F4218AY)

128 KB (μPD78F4216A, 78F4216AY)

RAM 12,800 bytes (μPD784217A, 784218A, 784217AY, 784218AY, 78F4218A,

78F4218AY)

8,192 bytes (μ PD784216A, 784216AY, 78F4216A, 78F4216AY)

5,120 bytes (μPD784215A, 784215AY) 3,584 bytes (μPD784214A, 784214AY)

• I/O pins: 86

Software programmable pull-up resistors: 70 inputs
 LED direct drive possible: 22 outputs
 Transistor direct drive possible: 6 outputs

Timer/counter: 16-bit timer/counter × 1 unit
 8-bit timer/counter × 6 units

Watch timer: 1 channelWatchdog timer: 1 channel

- Serial interfaces
 - UART/IOE (3-wire serial I/O): 2 channels (on-chip baud rate generator)
 - CSI (3-wire serial I/O, multimaster compatible I²C bus^{Note}): 1 channel
- A/D converter: 8-bit resolution × 8 channels
- D/A converter: 8-bit resolution × 2 channels
- Real-time output port (by combining with the timer/counter, two stepping motors can be independently controlled)
- · Clock frequency function
- Clock output function: Select from fxx, fxx/2, fxx/2², fxx/2³, fxx/2⁴, fxx/2⁵, fxx/2⁶, fxx/2⁷, and fxT
- Buzzer output function: Select from fxx/2¹⁰, fxx/2¹¹, fxx/2¹², and fxx/2¹³
- Power supply voltage: VDD = 1.8 to 5.5 V (mask ROM version)

 $V_{DD} = 1.9 \text{ to } 5.5 \text{ V (flash memory version)}$

Note Only in the μ PD784216AY, 784218AY Subseries

★ 1.2 Ordering Information

(1) PD784216A, 784218A Subseries

| Part Number | | Package | On-chip ROM |
|-----------------|--------|---|--------------|
| PD784214AGC- | -8EU | 100-pin plastic LQFP (fine pitch) (14 14) | Mask ROM |
| PD784214AGF- | -3BA | 100-pin plastic QFP (14 20) | Mask ROM |
| PD784215AGC- | -8EU | 100-pin plastic LQFP (fine pitch) (14 14) | Mask ROM |
| PD784215AGF- | -3BA | 100-pin plastic QFP (14 20) | Mask ROM |
| PD784216AGC- | -8EU | 100-pin plastic LQFP (fine pitch) (14 14) | Mask ROM |
| PD784216AGF- | -3BA | 100-pin plastic QFP (14 20) | Mask ROM |
| PD784217AGC- | -8EU | 100-pin plastic LQFP (fine pitch) (14 14) | Mask ROM |
| PD784217AGF- | -3BA | 100-pin plastic QFP (14 20) | Mask ROM |
| PD784218AGC- | -8EU | 100-pin plastic LQFP (fine pitch) (14 14) | Mask ROM |
| PD784218AGF- | -3BA | 100-pin plastic QFP (14 20) | Mask ROM |
| PD78F4216AGC-8 | EU | 100-pin plastic LQFP (fine pitch) (14 14) | Flash memory |
| PD78F4216AGF-3E | BA | 100-pin plastic QFP (14 20) | Flash memory |
| PD78F4218AGC-8 | EU | 100-pin plastic LQFP (fine pitch) (14 14) | Flash memory |
| PD78F4218AGF-3E | BA | 100-pin plastic QFP (14 20) | Flash memory |
| PD784214AGC- | -8EU-A | 100-pin plastic LQFP (fine pitch) (14 14) | Mask ROM |
| PD784214AGF- | -3BA-A | 100-pin plastic QFP (14 20) | Mask ROM |
| PD784215AGC- | -8EU-A | 100-pin plastic LQFP (fine pitch) (14 14) | Mask ROM |
| PD784215AGF- | -3BA-A | 100-pin plastic QFP (14 20) | Mask ROM |
| PD784216AGC- | -8EU-A | 100-pin plastic LQFP (fine pitch) (14 14) | Mask ROM |
| PD784216AGF- | -3BA-A | 100-pin plastic QFP (14 20) | Mask ROM |
| PD784217AGC- | -8EU-A | 100-pin plastic LQFP (fine pitch) (14 14) | Mask ROM |
| PD784217AGF- | -3BA-A | 100-pin plastic QFP (14 20) | Mask ROM |
| PD784218AGC- | -8EU-A | 100-pin plastic LQFP (fine pitch) (14 14) | Mask ROM |
| PD784218AGF- | -3BA-A | 100-pin plastic QFP (14 20) | Mask ROM |
| PD78F4216AGC-8 | EU-A | 100-pin plastic LQFP (fine pitch) (14 14) | Flash memory |
| PD78F4216AGF-3E | BA-A | 100-pin plastic QFP (14 20) | Flash memory |
| PD78F4218AGC-8 | EU-A | 100-pin plastic LQFP (fine pitch) (14 14) | Flash memory |
| PD78F4218AGF-3E | BA-A | 100-pin plastic QFP (14 20) | Flash memory |

Remark 1. indicates ROM code suffix.

2. Products that have the part numbers suffixed by "-A" are lead-free products.

(2) PD784216AY, 784218AY Subseries


| Part Number | | Package | | On-chip ROM |
|-----------------|--------|---------------------------------------|-----|--------------|
| PD784214AYGC- | -8EU | 100-pin plastic LQFP (fine pitch) (14 | 14) | Mask ROM |
| PD784214AYGF- | -3BA | 100-pin plastic QFP (14 20) | | Mask ROM |
| PD784215AYGC- | -8EU | 100-pin plastic LQFP (fine pitch) (14 | 14) | Mask ROM |
| PD784215AYGF- | -3BA | 100-pin plastic QFP (14 20) | | Mask ROM |
| PD784216AYGC- | -8EU | 100-pin plastic LQFP (fine pitch) (14 | 14) | Mask ROM |
| PD784216AYGF- | -3BA | 100-pin plastic QFP (14 20) | | Mask ROM |
| PD784217AYGC- | -8EU | 100-pin plastic LQFP (fine pitch) (14 | 14) | Mask ROM |
| PD784217AYGF- | -3BA | 100-pin plastic QFP (14 20) | | Mask ROM |
| PD784218AYGC- | -8EU | 100-pin plastic LQFP (fine pitch) (14 | 14) | Mask ROM |
| PD784218AYGF- | -3BA | 100-pin plastic QFP (14 20) | | Mask ROM |
| PD78F4216AYGC-8 | BEU | 100-pin plastic LQFP (fine pitch) (14 | 14) | Flash memory |
| PD78F4216AYGF-3 | BBA | 100-pin plastic QFP (14 20) | | Flash memory |
| PD78F4218AYGC-8 | BEU | 100-pin plastic LQFP (fine pitch) (14 | 14) | Flash memory |
| PD78F4218AYGF-3 | BBA | 100-pin plastic QFP (14 20) | | Flash memory |
| PD784214AYGC- | -8EU-A | 100-pin plastic LQFP (fine pitch) (14 | 14) | Mask ROM |
| PD784214AYGF- | -3BA-A | 100-pin plastic QFP (14 20) | | Mask ROM |
| PD784215AYGC- | -8EU-A | 100-pin plastic LQFP (fine pitch) (14 | 14) | Mask ROM |
| PD784215AYGF- | -3BA-A | 100-pin plastic QFP (14 20) | | Mask ROM |
| PD784216AYGC- | -8EU-A | 100-pin plastic LQFP (fine pitch) (14 | 14) | Mask ROM |
| PD784216AYGF- | -3BA-A | 100-pin plastic QFP (14 20) | | Mask ROM |
| PD784217AYGC- | -8EU-A | 100-pin plastic LQFP (fine pitch) (14 | 14) | Mask ROM |
| PD784217AYGF- | -3BA-A | 100-pin plastic QFP (14 20) | | Mask ROM |
| PD784218AYGC- | -8EU-A | 100-pin plastic LQFP (fine pitch) (14 | 14) | Mask ROM |
| PD784218AYGF- | -3BA-A | 100-pin plastic QFP (14 20) | | Mask ROM |
| PD78F4216AYGC-8 | BEU-A | 100-pin plastic LQFP (fine pitch) (14 | 14) | Flash memory |
| PD78F4216AYGF-3 | BBA-A | 100-pin plastic QFP (14 20) | | Flash memory |
| PD78F4218AYGC-8 | BEU-A | 100-pin plastic LQFP (fine pitch) (14 | 14) | Flash memory |
| PD78F4218AYGF-3 | BBA-A | 100-pin plastic QFP (14 20) | | Flash memory |
| | | | | |

Remark 1. indicates ROM code suffix.

2. Products that have the part numbers suffixed by "-A" are lead-free products.

1.3 Pin Configuration (Top View)


100-pin plastic LQFP (fine pitch) (14 × 14)



Notes 1. The SDA0 and SCL0 pins are provided only for the μ PD784216AY, 784218AY Subseries.

- 2. The VPP pin is provided only for the μ PD78F4216A, 78F4216A, 78F4216AY, and 78F4218AY.
- 3. The EXA pin is provided only for the μ PD784218A, 784218AY Subseries.

• 100-pin plastic QFP (14 \times 20)



Notes 1. The SDA0 and SCL0 pins are provided only for the μ PD784216AY, 784218AY Subseries.

- **2.** The VPP pin is provided only for the μ PD78F4216A, 78F4216A, 78F4216AY, and 78F4218AY.
- 3. The EXA pin is provided only for the μ PD784218A, 784218AY Subseries.

- Cautions 1. Connect the TEST pin directly to Vss or pull down. For the pull-down connection, use of a resistor with a resistance between 470 Ω and 10 $k\Omega$ is recommended.
 - 2. Connect the VPP pin directly to Vss or pull down during normal operation. When using a system in which on-chip flash memory is rewritten on board, connect the VPP pin via a pulldown resistor.

For the pull-down connection, use of a resistor with a resistance between 470 Ω and 10 k Ω is recommended.

- 3. Connect the AVDD pin to VDD.
- 4. Connect the AVss pin to Vss.

Remark If the device is used in an application where noise generated from the microcontroller must be reduced, it is recommended to suppress noise by supplying power separately to VDD positive power supply for ports and VDD for pins other than ports, and by separately connecting Vss (ground) for ports potential Vss for pins other than ports. Make sure that VDD for ports and VDD for pins other than ports are the same potential. In addition, Vss for ports and Vss for pins other than ports must be also the same potential.

In the µPD784214AGC, 784215AGC, 784216AGC, 784217AGC, 784218AGC, 78F4216AGC, 78F4218AGC, 784214AYGC, 784215AYGC, 784216AYGC, 784217AYGC, 784218AYGC, 78F4216AYGC, and 78F4218AYGC

Positive power V_{DD} for ports: Pin 81 Positive power VDD for pins other than ports: Pin 9 Ground potential Vss for ports: Pin 72 Ground potential Vss for pins other than ports: Pin 12

In the µPD784214AGF, 784215AGF, 784216AGF, 784217AGF, 784218AGF, 78F4216AGF, 78F4218AGF, 784214AYGF, 784215AYGF, 784216AYGF, 784217AYGF, 784218AYGF, 78F4216AYGF, and 78F4218AYGF


Positive power V_{DD} for ports: Pin 9 Positive power VDD for pins other than ports: Pin 37 Ground potential Vss for ports: Pin 100 Ground potential Vss for pins other than ports: Pin 40

CHAPTER 1 OVERVIEW

| A0 to A19: | Address bus | P120 to P127: | Port 12 |
|-----------------|-------------------------------|--------------------------|-----------------------------|
| AD0 to AD7: | Address/data bus | P130, P131: | Port 13 |
| ANI0 to ANI7: | Analog input | PCL: | Programmable clock |
| ANO0, ANO1: | Analog output | RD: | Read strobe |
| ASCK1, ASCK2: | Asynchronous serial clock | RESET: | Reset |
| ASTB: | Address strobe | RTP0 to RTP7: | Real-time output port |
| AVDD: | Analog power supply | RxD1, RxD2: | Receive data |
| AVREF0, AVREF1: | Analog reference voltage | SCK0 to SCK2: | Serial clock |
| AVss: | Analog ground | SCL0Note 1: | Serial clock |
| BUZ: | Buzzer clock | SDA0 ^{Note 1} : | Serial data |
| EXANote 3: | External access status output | SI0 to SI2: | Serial input |
| INTP0 to INTP6: | Interrupt from peripherals | SO0 to SO2: | Serial output |
| NMI: | Non-maskable interrupt | TEST: | Test |
| P00 to P06: | Port 0 | TI00, TI01, | |
| P10 to P17: | Port 1 | TI1, TI2, TI5 to TI8: | Timer input |
| P20 to P27: | Port 2 | TO0 to TO2, TO5 to TO8: | Timer output |
| P30 to P37: | Port 3 | TxD1, TxD2: | Transmit data |
| P40 to P47: | Port 4 | V _{DD} : | Power supply |
| P50 to P57: | Port 5 | VPPNote 2: | Programming power supply |
| P60 to P67: | Port 6 | Vss: | Ground |
| P70 to P72: | Port 7 | WAIT: | Wait |
| P80 to P87: | Port 8 | WR: | Write strobe |
| P90 to P95: | Port 9 | X1, X2: | Crystal (Main system clock) |
| P100 to P103: | Port 10 | XT1, XT2: | Crystal (Subsystem clock) |
| | | | |

- **Notes 1.** The SDA0 and SCL0 pins are provided only for the μ PD784216AY, 784218AY Subseries.
 - 2. The V_{PP} pin is provided only for the μ PD78F4216A, 78F4218A, 78F4216AY, and 78F4218AY.
 - 3. The EXA pin is provided only for the μ PD784218A, 784218AY Subseries.

1.4 Block Diagram



Notes 1. The SDA0 and SCL0 pins are provided only for the PD784216AY, 784218AY Subseries.

- 2. The VPP pin is provided only for the PD78F4216A, 78F4216A, 78F4216AY, and 78F4218AY.
- 3. The EXA pin is provided only for the PD784218A, 784218AY Subseries.

Remark The on-chip ROM capacity differs depending on the product.

1.5 Function List

(1/2)

| | | | | | | | | (1/2 |
|--------------------------------|-----------------------------|---|----------------------|---|---|----------------------|---|-----------------------|
| là c ma | Product Name | μPD784214A | μPD784215A | μPD784216A μPD784216AY | μPD78F4216A | μPD78F4217A | μPD784218A | μPD78F4218A |
| Item | μPD784214AY | μPD784215AY | μΡD/84216ΑΥ | μPD78F4216AY | μPD78F4217AY | μPD784218AY | μPD78F4218AY | |
| Number of basic instr | , | 113 | | 0 hamles au 4 | C hita O | | | |
| General-purpose regis | | | | | | | anks (memor | y mapping) |
| Minimum instruction e | execution time | | • | | with main sy with subsys | |) | |
| Internal memory | ROM | 96 KB (mask ROM) | 128 KB (mask ROM) | | 128 KB (flash memory) | 192 KB (mask ROM) | 256 KB (mask ROM) | 256 KB (flash memory) |
| | RAM | 3,584 bytes | 5,120 bytes | 8,192 bytes | | 12,800 bytes | | |
| Memory space | | 1 MB of c | ombined p | rogram and | d data | - | | |
| I/O ports | Total | 86 | | | | | | |
| | CMOS inputs | 8 | | | | | | |
| | CMOS I/O | 72 | | | | | | |
| | N-ch open-drain I/O | 6 | | | | | | |
| Pins with added functions Note | Pins with pull-up resistors | 70 | | | | | | |
| | LED direct drive outputs | 22 | | | | | | |
| | Medium voltage pins | 6 | | | | | | |
| Real-time output ports | S | 4 bits × 2 or 8 bits × 1 | | | | | | |
| Timer/event counters | | Timer/event counter: Timer counter × 1 Pulse output available (16 bits) Capture/compare register × 2 • PPG output • Square wave output • One-shot pulse output | | | | | | |
| | | (8 bits) Compare register × 1 • PWM | | | lse output a PWM outpu Square wav | t | | |
| | | Timer/ever (8 bits) | nt counter 2 | :Timer cou Compare | nter × 1 register × 1 | • | lse output a PWM outpu Square wav | t |
| | | (8 bits) Compare register × 1 • PWM | | lse output a PWM outpu Square wav | t | | | |
| | | (8 bits) Compare register × 1 • PWM | | | lse output a PWM outpu Square wav | t | | |
| | | Timer/ever (8 bits) | nt counter 7 | :Timer cou Compare | nter × 1 register × 1 | • | lse output a PWM outpu Square wav | t |
| | | Timer/ever (8 bits) | nt counter 8 | :Timer cou Compare | nter × 1 register × 1 | • | lse output a PWM outpu Square wav | t |

Note The pins with added functions are included in the I/O pins.

(2/2)

| | Product Name | μPD784214A | μPD784215A | μPD784216A | μPD78F4216A | μPD78F4217A | μPD784218A | μPD78F4218A |
|----------------------|--|---|--------------------------|-----------------------------------|--|--|-----------------------------------|-------------|
| Item | μPD784214AY | l ' | μPD784216AY | μPD78F4216AY | μPD78F4217AY | μPD784218AY | μPD78F4218AY | |
| Serial interfaces | | 1 | • | , | : 2 channe naster comp | | - | , |
| A/D converter | | 8-bit reso | olution × 8 | channels | | | | |
| D/A converter | | 8-bit reso | olution × 2 | channels | | | | |
| Clock output | | Select fro | om fxx, fxx/ | 2, fxx/2 ² , fxx | /2 ³ , fxx/2 ⁴ , f | xx/2 ⁵ , fxx/2 ⁶ | , fxx/2 ⁷ , and | d fxT |
| Buzzer output | | Select fro | om fxx/2 ¹⁰ , | fxx/2 ¹¹ , fxx/ | 2 ¹² , and fxx | /2 ¹³ | | |
| Watch timer | | 1 channe | el | | | | | |
| Watchdog timer | | 1 channe | el | | | | | |
| Standby | HALT, STOP, and IDLE modes In the low power consumption mode (CPU operation with subsystem clock): HALT and IDLE modes | | | | | | | |
| Interrupts | Hardware source | 29 (internal: 20, external: 9) | | | | | | |
| | Software source | BRK instruction, BRKCS instruction, and operand error | | | | | | |
| | Non-maskable | Internal: | 1, externa | l: 1 | | | | |
| | Maskable | Internal: 19, external: 8 | | | | | | |
| | 4-level programmable priority Three processing formats: Vectored interrupt, macro service, and context switching | | | | | | | |
| Power supply voltage | V _{DD} = 1.8 | to 5.5 V | | V _{DD} = 1.9 to 5.5 V | V _{DD} = 1.8 | to 5.5 V | V _{DD} = 1.9 to 5.5 V | |
| Package | 100-pin plastic LQFP (fine pitch) (14 × 14) 100-pin plastic QFP (14 × 20) | | | | | | | |

Note Only in the μ PD784216AY, 784218AY Subseries

1.6 Differences Between Models in μ PD784216A, 784216AY/784218A, 784218AY Subseries

The only difference between the μ PD784214A, 784215A, 784216A, 784217A, and 784218A line is the internal memory capacity.

The μ PD784214AY, 784215AY, 784216AY, 784217AY, and 784218AY are models with the addition of an I²C bus control function.

The μ PD78F4216A, 78F4216AY, 78F4218A, and 78F4218AY are provided with a 128 KB/256 KB flash memory instead of the mask ROM of the above models. These differences are summarized in Table 1-1.

Table 1-1. Differences Between Models in μ PD784216A, 784216AY/784218A, 784218AY Subseries

| Part Number | μPD784214A, | μPD784215A, | μPD784216A, | μPD784217A, | μPD784218A, | μPD78F4216A, | μPD78F4218A, | |
|---|------------------------------|------------------|---------------------|-------------------------|-------------------------|--------------------------------|-----------------------------|--|
| Item | μPD784214AY | μPD784215AY | μPD784216AY | μPD784217AY | μPD784218AY | μPD78F4216AY | μPD78F4218AY | |
| Internal ROM | 96 KB (mask ROM) | 128 KB (mask | ROM) | 192 KB (mask ROM) | 256 KB (mask ROM) | 128 KB (flash memory) | 256 KB (flash memory) | |
| Internal RAM | 3,584 bytes | 5,120 bytes | 8,192 bytes | 12,800 bytes | | 8,192 bytes | 12,800 bytes | |
| Internal memory size switching register (IMS) | Not provided | | | | | Provided ^{Note} | | |
| ROM correction | Not provided | | | Provided | | Not provided | Provided | |
| External access status function | Not provided | | | Provided | | Not provided | Provided | |
| Supply voltage | $V_{DD} = 1.8 \text{ to } 5$ | .5 V | | | | V _{DD} = 1.9 to 5.5 V | | |
| Electrical specifications | Refer to the c | hapters of elect | rical specification | ons and recomn | nended solderin | g conditions. | | |
| Recommended soldering conditions | | | | | | | | |
| EXA pin | Not provided | | | Provided | | Not provided | Provided | |
| TEST pin | Provided Not provided | | | | | | | |
| V _{PP} pin | Not provided Provided | | | | | | | |

Note The internal flash memory capacity and internal RAM capacity can be changed using the internal memory size switching register (IMS).

Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluations on the commercial samples (not engineering samples) of the mask ROM version.

CHAPTER 2 PIN FUNCTIONS

2.1 Pin Function List

(1) Port pins (1/3)

| Pin Symbol | I/O | Alternate Function | Function |
|------------|-------|----------------------------|---|
| P00 | I/O | INTP0 | Port 0 (P0): |
| P01 | | INTP1 | 7-bit I/O port |
| P02 | | INTP2/NMI | Input/output can be specified in 1-bit units Parameters of color than the city of the color of the colo |
| P03 | | INTP3 | Regardless of whether the input or output mode is specified, on-chip pull-up resistor connection can be specified by the setting of software |
| P04 | | INTP4 | in 1-bit units |
| P05 | | INTP5 | |
| P06 | | INTP6 | |
| P10 to P17 | Input | ANI0 to ANI7 | Port 1 (P1): • 8-bit dedicated input port |
| P20 | I/O | RxD1/SI1 | Port 2 (P2): |
| P21 | | TxD1/SO1 | 8-bit I/O port |
| P22 | | ASCK1/SCK1 | Input/output can be specified in 1-bit units |
| P23 | | PCL | Regardless of whether the input or output mode is specified, on-chip pull-up resistor connection can be specified by the setting of software |
| P24 | | BUZ | in 1-bit units |
| P25 | | SI0/SDA0 ^{Note 1} | |
| P26 | | SO0 | |
| P27 | | SCK0/SCL0Note 1 | |
| P30 | I/O | TO0 | Port 3 (P3): |
| P31 | | TO1 | 8-bit I/O port |
| P32 | | TO2 | Input/output can be specified in 1-bit units Descriptions of whether the input or extract product a consider on a big. |
| P33 | | TI1 | Regardless of whether the input or output mode is specified, on-chip pull-up resistor connection can be specified by the setting of software |
| P34 | | TI2 | in 1-bit units |
| P35 | | TI00 | |
| P36 | | TI01 | |
| P37 | | EXA ^{Note 2} | |
| P40 to P47 | I/O | AD0 to AD7 | Port 4 (P4): • 8-bit I/O port • Input/output can be specified in 1-bit units • For input mode pins, on-chip pull-up resistor connection can be specified for all bits at once by the setting of software • LED can be driven directly |

Notes 1. The SDA0 and SCL0 pins are provided only for the μ PD784216AY, 784218AY Subseries.

2. The EXA pin is provided only for the μ PD784218A, 784218AY Subseries.

(1) Port Pins (2/3)

| Pin Symbol | I/O | Alternate Function | Function |
|------------|-----|--------------------|---|
| P50 to P57 | I/O | A8 to A15 | Port 5 (P5): • 8-bit I/O port • Input/output can be specified in 1-bit units • For input mode pins, on-chip pull-up resistor connection can be specified for all bits at once by the setting of software • LED can be driven directly |
| P60 | I/O | A16 | Port 6 (P6): |
| P61 | | A17 | 8-bit I/O port Indicate the second final in the bit with a second final in the bit with |
| P62 | | A18 | Input/output can be specified in 1-bit units For input mode pins, on-chip pull-up resistor connection can be |
| P63 | | A19 | specified for all bits at once by the setting of software |
| P64 | | RD | |
| P65 | | WR | |
| P66 | | WAIT | |
| P67 | | ASTB | |
| P70 | I/O | RxD2/SI2 | Port 7 (P7): • 3-bit I/O port |
| P71 | | TxD2/SO2 | Input/output can be specified in 1-bit units Regardless of whether the input or output mode is specified, on-chip |
| P72 | | ASCK2/SCK2 | pull-up resistor connection can be specified by the setting of software in 1-bit units |
| P80 to P87 | I/O | A0 to A7 | Port 8 (P8): • 8-bit I/O port • Input/output can be specified in 1-bit units • Regardless of whether the input or output mode is specified, on-chip pull-up resistor connection can be specified by the setting of software in 1-bit units • Interrupt control flag (KRIF) is set to 1 by detecting the falling edge |
| P90 to P95 | I/O | _ | Port 9 (P9): N-channel open drain medium voltage I/O port 6-bit I/O port Input/output can be specified in 1-bit units LED can be driven directly |
| P100 | I/O | TI5/TO5 | Port 10 (P10): |
| P101 | 1 | TI6/TO6 | 4-bit I/O port |
| P102 | | TI7/TO7 | Input/output can be specified in 1-bit units Descriptions of which they the input or putput goods is appointed on a big. |
| P103 | | TI8/TO8 | Regardless of whether the input or output mode is specified, on-chip pull-up resistor connection can be specified by the setting of software in 1-bit units |

(1) Port Pins (3/3)

| Pin Symbol | I/O | Alternate Function | Function |
|--------------|-----|--------------------|---|
| P120 to P127 | I/O | RTP0 to RTP7 | Port 12 (P12): • 8-bit I/O port • Input/output can be specified in 1-bit units • Regardless of whether the input or output mode is specified, on-chip pull-up resistor connection can be specified by the setting of software in 1-bit units |
| P130, P131 | I/O | ANO0, ANO1 | Port 13 (P13): • 2-bit I/O port • Input/output can be specified in 1-bit units |

(2) Non-port pins (1/2)

| Pin Symbol | I/O | Alternate Function | Function |
|----------------------|--------|--------------------------|---|
| TI00 | Input | P35 | External count clock input to 16-bit timer counter |
| TI01 | | P36 | Capture trigger signal input to capture/compare register 00 |
| TI1 | | P33 | External count clock input to 8-bit timer counter 1 |
| TI2 | | P34 | External count clock input to 8-bit timer counter 2 |
| TI5 | | P100/TO5 | External count clock input to 8-bit timer counter 5 |
| TI6 | | P101/TO6 | External count clock input to 8-bit timer counter 6 |
| TI7 | | P102/TO7 | External count clock input to 8-bit timer counter 7 |
| TI8 | | P103/TO8 | External count clock input to 8-bit timer counter 8 |
| TO0 | Output | P30 | 16-bit timer output (shared with 14-bit PWM output) |
| TO1 | | P31 | 8-bit timer output (shared with 8-bit PWM output) |
| TO2 | | P32 | |
| TO5 | | P100/TI5 | |
| TO6 | | P101/TI6 | |
| T07 | | P102/TI7 | |
| TO8 | | P103/TI8 | |
| RxD1 | Input | P20/SI1 | Serial data input (UART1) |
| RxD2 | | P70/SI2 | Serial data input (UART2) |
| TxD1 | Output | P21/SO1 | Serial data output (UART1) |
| TxD2 | | P71/SO2 | Serial data output (UART2) |
| ASCK1 | Input | P22/SCK1 | Baud rate clock input (UART1) |
| ASCK2 | | P72/SCK2 | Baud rate clock input (UART2) |
| SI0 | Input | P25/SDA0 ^{Note} | Serial data input (3-wire serial I/O0) |
| SI1 | | P20/RxD1 | Serial data input (3-wire serial I/O1) |
| SI2 | | P70/RxD2 | Serial data input (3-wire serial I/O2) |
| SO0 | Output | P26 | Serial data output (3-wire serial I/O0) |
| SO1 | | P21/TxD1 | Serial data output (3-wire serial I/O1) |
| SO2 | | P71/TxD2 | Serial data output (3-wire serial I/O2) |
| SDA0 ^{Note} | I/O | P25/SI0 | Serial data I/O (I ² C bus) |
| SCK0 | | P27/SCL0 ^{Note} | Serial clock I/O (3-wire serial I/O0) |
| SCK1 | | P22/ASCK1 | Serial clock I/O (3-wire serial I/O1) |
| SCK2 | | P72/ASCK2 | Serial clock I/O (3-wire serial I/O2) |
| SCL0 ^{Note} | | P27/SCK0 | Serial clock I/O (I ² C bus) |

Note The SDA0 and SCL0 pins are provided only for the μ PD784216AY, 784218AY Subseries.

(2) Non-port pins (2/2)

| Pin Symbol | I/O | Alternate Function | Function |
|------------------------|--------|------------------------|--|
| NMI | Input | P02/INTP2 | Non-maskable interrupt request input |
| INTP0 | | P00 | External interrupt request input |
| INTP1 | | P01 | |
| INTP2 | | P02/NMI | |
| INTP3 | | P03 | |
| INTP4 | | P04 | |
| INTP5 | | P05 | |
| INTP6 | | P06 | |
| PCL | Output | P23 | Clock output (for trimming main system clock and subsystem clock) |
| BUZ | | P24 | Buzzer output |
| RTP0 to RTP7 | | P120 to P127 | Real-time output port that outputs data synchronized with the trigger |
| AD0 to AD7 | I/O | P40 to P47 | Low-order address/data bus when the memory is externally expanded |
| A0 to A7 | Output | P80 to P87 | Low-order address bus when the memory is externally expanded |
| A8 to A15 | | P50 to P57 | Middle-order address bus when the memory is externally expanded |
| A16 to A19 | | P60 to P63 | High-order address bus when the memory is externally expanded |
| RD | | P64 | Strobe signal output for external memory read operation |
| WR | | P65 | Strobe signal output for external memory write operation |
| WAIT | Input | P66 | Wait insertion during external memory access |
| ASTB | Output | P67 | Strobe output that externally latches the address information that is output to ports 4 to 6, and port 8 in order to access external memory |
| EXA ^{Note 1} | | P37 | Status signal output during external memory access |
| RESET | Input | _ | System reset input |
| X1 | | _ | Crystal connection for main system clock oscillation |
| X2 | _ | | |
| XT1 | Input | _ | Crystal connection for subsystem clock oscillation |
| XT2 | _ | | |
| ANI0 to ANI7 | Input | P10 to P17 | Analog voltage input to A/D converter |
| ANO0, ANO1 | Output | P130, P131 | Analog voltage output to D/A converter |
| AV _{REF0} | _ | _ | Reference voltage applied to A/D converter |
| AV _{REF1} | | | Reference voltage applied to D/A converter |
| AVDD | | | Positive power supply to A/D converter. Connect to V _{DD} . |
| AVss | | | Ground for A/D converter and D/A converter. Connect to Vss. |
| V _{DD} | | | Positive power supply |
| Vss | | | GND |
| TEST | | V _{PP} Note 2 | Connect directly to Vss or via a pull-down resistor. For the pull-down connection, use of a resistor with a resistance between 470 Ω and 10 $k\Omega$ is recommended. |
| V _{PP} Note 2 | | TEST | Flash memory programming mode setting High voltage application pin during program write/verify |

- Notes 1. The EXA pin is provided only for the μ PD784218A, 784218AY Subseries.
 - 2. The V_{PP} pin is provided only for the μ PD78F4216A, 78F4216AY, and 78F4218AY.

2.2 Pin Function Description

(1) P00 to P06 (Port 0)

This port is a 7-bit I/O port. In addition to being an I/O port, this port has an external interrupt request input function. The following operating modes are selectable in 1-bit units.

(a) Port mode

This port functions as a 7-bit I/O port. It can be specified as input port or output port in 1-bit units using the port 0 mode register. Regardless of whether input or output mode is specified, pull-up resistors can be connected in 1-bit units using pull-up resistor option register 0.

(b) Control mode

The port functions as an external interrupt request input.

(i) INTP0 to INTP6

INTP0 to INTP6 are external interrupt request input pins that can select the valid edge (rising edge, falling edge, or both rising and falling edges). The valid edge can be specified by the external interrupt rising edge enable register and the external interrupt falling edge enable register. INTP2 also becomes the external trigger signal input pin of the real-time output port by the valid edge input.

(ii) NMI

This is the external non-maskable interrupt request input pin. The valid edge can be specified by the external interrupt rising edge enable register and the external interrupt falling edge enable register.

(2) P10 to P17 (Port 1)

This port is an 8-bit dedicated input port. In addition to being a general-purpose input port, this port functions as the analog input for the A/D converter.

It does not have on-chip pull-up resistors.

(a) Port mode

The port functions as an 8-bit dedicated input port.

(b) Control mode

The port functions as the analog input pins (ANI0 to ANI7) of the A/D converter. The values are undefined when the pins specified for analog input are read.

(3) P20 to P27 (Port 2)

This port is an 8-bit I/O port. In addition to being an I/O port, this port has the data I/O function, clock I/O function, clock output function, and output buzzer function of the serial interface.

The following operating modes are selectable in 1-bit units.

(a) Port mode

This port functions as an 8-bit I/O port. It can be specified as input port or output port in 1-bit units using the port 2 mode register. Regardless of whether input or output mode is specified, pull-up resistors can be connected in 1-bit units using pull-up resistor option register 2.

(b) Control mode

This port functions as the data I/O pins, clock I/O pins, clock output pins, and buzzer output pins of the serial interface.

Pins P25 and P27 can be specified in the N-channel open drain by the port function control register (PF2) (only in the μ PD784216AY, 784218AY Subseries).

(i) SI0, SI1, SO0, SO1, SDA0

These pins are the I/O pins for serial data in the serial interface.

The SDA0 pin is provided only for the μ PD784216AY, 784218AY Subseries.

(ii) SCK0, SCK1, SCL0

These pins are the I/O pins for the serial clock of the serial interface.

The SCL0 pin is provided only for the μ PD784216AY, 784218AY Subseries.

(iii) RxD1, TxD1

These pins are the I/O pins for serial data in the asynchronous serial interface.

(iv) ASCK1

This is the I/O pin for the baud rate clock of the asynchronous serial interface.

(v) PCL

This is the clock output pin.

(vi) BUZ

This is the buzzer output pin.

(4) P30 to P37 (Port 3)

This port is an 8-bit I/O port. In addition to being an I/O port, this port has the timer I/O function and the external access status output function.

The following operating modes are selectable in 1-bit units.

(a) Port mode

The port functions as an 8-bit I/O port. It can be specified as input port or output port in 1-bit units using the port 3 mode register. Regardless of whether input or output mode is specified, pull-up resistors can be connected in 1-bit units using pull-up resistor option register 3.

(b) Control mode

The port functions as timer I/O and external access status output.

(i) TI00

This is the external clock input pin to the 16-bit timer/counter.

(ii) TI01

This is the capture trigger signal input pin to capture/compare register 00.

(iii) TI1, TI2

These are the external clock input pins to the 8-bit timer/counter.

(iv) TO0 to TO2

These are timer output pins.

(v) EXA

This is the external access status output pin.

The EXA pin is provided only for the $\mu PD784218A$, 784218AY Subseries.

(5) P40 to P47 (Port 4)

This is an 8-bit I/O port. In addition to being an I/O port, this port has the address/data bus function. LED can be driven directly.

The following operating modes are selectable in 1-bit units.

(a) Port mode

This port functions as an 8-bit I/O port. It can be specified as input port or output port in 1-bit units using the port 4 mode register. When used as an input port, pull-up resistors can be connected in 8-bit units with bit 4 of the pull-up resistor option register (PUO4).

(b) Control mode

The port functions as the low-order address/data bus pins (AD0 to AD7) when in the external memory expansion mode. If PUO4 = 1, pull-up resistors can be connected.

(6) P50 to P57 (Port 5)

This port is an 8-bit I/O port. In addition to being an I/O port, it has the address bus function. LED can be driven directly.

The following operating modes are selectable in 1-bit units.

(a) Port mode

The port functions as an 8-bit I/O port. It can be specified as input port or output port in 1-bit units using the port 5 mode register. When used as an input port, pull-up resistors can be connected in 8-bit units with bit 5 of the pull-up resistor option register (PUO5).

(b) Control mode

The port functions as the middle-order address bus pins (A8 to A15) when in the external memory expansion mode. If PUO5 = 1, pull-up resistors can be connected.

(7) P60 to P67 (Port 6)

This port is an 8-bit I/O port. In addition to being an I/O port, this port has the address bus function and control function when in the external memory expansion mode.

The following operating modes are selectable in 1-bit units.

(a) Port mode

The port functions as an 8-bit I/O port. It can be specified as input port or output port in 1-bit units using the port 6 mode register. When used as an input port, pull-up resistors can be connected in 8-bit units with bit 6 of the pull-up resistor option register (PUO6).

(b) Control mode

P60 to P63 function as the high-order address bus pins (A16 to A19) in the external memory expansion mode. P64 to P67 function as the control signal output pins (\overline{RD} , \overline{WR} , \overline{WAIT} , ASTB) in the external memory expansion mode. If PUO6 = 1 in the external memory expansion mode, the pull-up resistors can be connected.

Caution When external waits are not used during the external memory expansion mode, P66 can be used as an I/O port.

(8) P70 to P72 (Port 7)

This is a 3-bit I/O port. In addition to being an I/O port, this port has the data I/O and clock I/O functions of the serial interface.

The following operating modes are selectable in 1-bit units.

(a) Port mode

The port functions as a 3-bit I/O port. It can be specified as input port or output port in 1-bit units using the port 7 mode register. Regardless of whether input or output mode is specified, pull-up resistors can be connected in 1-bit units using pull-up resistor option register 7.

(b) Control mode

The port functions as data I/O and clock I/O of the serial interface.

(i) SI2, SO2

These are the I/O pins for serial data of the serial interface.

(ii) SCK2

This is the I/O pin for the serial clock in the serial interface.

(iii) RxD2, TxD2

These are the serial data I/O pins of the asynchronous serial interface.

(iv) ASCK2

This is baud rate clock input pin of the asynchronous serial interface.

(9) P80 to P87 (Port 8)

This port is an 8-bit I/O port. In addition to being an I/O port, this port has the address bus function.

By detecting the falling edge, the interrupt control flag (KRIF) can be set to 1.

The following operating modes are selectable in 1-bit units.

(a) Port mode

The port functions as an 8-bit I/O port. It can be specified as input port or output port in 1-bit units using the port 8 mode register. Regardless of whether input or output mode is specified, pull-up resistors can be connected in 1-bit units using pull-up resistor option register 8.

(b) Control mode

The port functions as the low-order address bus pins (A0 to A7) when in the external memory expansion mode. If PU8n = 1 (n = 0 to 7), pull-up resistors can be connected.

(10) P90 to P95 (Port 9)

This port is a 6-bit I/O port.

LED can be driven directly.

It can be specified as input port or output port in 1-bit units using the port 9 mode register.

This is the N-channel open drain medium voltage I/O port.

It does not have on-chip pull-up resistors.

(11) P100 to P103 (Port 10)

This port is a 4-bit I/O port. In addition to being an I/O port, this port has the timer I/O function.

The following operating modes are selectable in 1-bit units.

(a) Port mode

The port functions as a 4-bit I/O port. It can be specified as input port or output port in 1-bit units. Regardless of whether input or output mode is specified, pull-up resistors can be connected in 1-bit units using pull-up resistor option register 10.

(b) Control mode

The port functions as the timer I/O port.

(i) TI5 to TI8

These are the external clock input pins for the 8-bit timer/counter.

(ii) TO5 to TO8

These are the timer output pins.

(12) P120 to P127 (Port 12)

This port is an 8-bit I/O port. In addition to being an I/O port, this port has the real-time output port function. The following operating modes are selectable in 1-bit units.

(a) Port mode

The port functions as an 8-bit I/O port. It can be specified as input port or output port in 1-bit units using the port 12 mode register. Regardless of whether input or output mode is specified, pull-up resistors can be connected in 1-bit units using pull-up resistor option register 12.

(b) Control mode

The port functions as a real-time output port (RTP0 to RTP7) that outputs data synchronized with a trigger. The pins specified as the real-time output port are read as 0.

(13) P130, P131 (Port 13)

This port is a 2-bit I/O port. In addition to being an I/O port, this port has the analog output function for the D/A converter.

The following operating modes can be specified in 2-bit units.

(a) Port mode

The port functions as a 2-bit I/O port. It can be specified as input port or output port in 1-bit units using the port 13 mode register.

It does not have on-chip pull-up resistors.

(b) Control mode

The port functions as the analog outputs (ANO0, ANO1) for the D/A converter. The values are undefined when the pins specified as analog output are read.

Caution

If only one channel is used to the D/A converter when AV_{REF1} < V_{DD}, either of the following should be implemented for the pins that are not used as the analog output.

- Set 1 (input mode) for the port mode register (PM13×) and connect to Vss.
- Set 0 (output mode) for the port mode register (PM13×). Set the output latch to 0 and output a low level.

(14) AVREF0

This is the reference voltage input pin for the A/D converter.

If the A/D converter is not used, connect to Vss.

(15) AVREF1

This is the reference voltage input pin for the D/A converter.

If the D/A converter is not used, connect to VDD.

(16) AVDD

This is the analog voltage supply pin for the A/D converter. Even if the A/D converter is not used, always use this pin at the same potential as V_{DD} pin.

(17) AVss

This is the ground potential pin for the A/D converter. Even if the A/D converter is not used, always use this pin at the same potential as Vss pin.

(18) **RESET**

This is the active low system reset input pin.

(19) X1, X2

These are the crystal oscillator connection pins for main system clock oscillation.

When an external clock is supplied, input this clock signal to X1, and its inverted signal to X2.

(20) XT1, XT2

These are the crystal oscillator connection pins for subsystem clock oscillation.

When an external clock is supplied, input this clock signal to XT1, and its inverted signal to XT2.

(21) V_{DD}

This is the positive voltage supply pin.

(22) Vss

This is the ground potential pin.

(23) VPP (μPD78F4216A, 78F4218A, 78F4216AY, 78F4218AY only)

This is the high-voltage application pin when setting the flash memory programming mode and writing or verifying the program.

In the normal operating mode, connect directly to Vss or via a pull-down resistor. Connect a pull-down resistor to the VPP pin in a system where the internal flash memory is rewritten on board. For the pull-down connection, use of a resistor with a resistance between 470 Ω and 10 k Ω is recommended.

(24) TEST

Connect directly to Vss or via a pull-down resistor. For the pull-down connection, use of a resistor with a resistance between 470 Ω and 10 $k\Omega$ is recommended.

2.3 Pin I/O Circuit and Handling of Unused Pins

Table 2-1 shows the I/O circuit type for the pins and how to handle unused pins. See Figure 2-1 for each type of I/O circuit.

Table 2-1. I/O Circuit Type for Each Pin and Handling Unused Pins (1/2)

| Pin Symbol | I/O Circuit Type | I/O | Recommended Connection When Unused |
|-------------------------------|------------------|-------|--|
| P00/INTP0 | 8-N | I/O | Input: Connect to Vss individually via a resistor. |
| P01/INTP1 | | | Output: Leave open. |
| P02/INTP2/NMI | | | |
| P03/INTP3 to P06/INTP6 | | | |
| P10/ANI0 to P17/ANI7 | 9 | Input | Connect to Vss or VDD. |
| P20/RxD1/SI1 | 10-K | I/O | Input: Connect to Vss individually via a resistor. |
| P21/TxD1/SO1 | 10-L | | Output: Leave open. |
| P22/ASCK1/SCK1 | 10-K | | |
| P23/PCL | 10-L | | |
| P24/BUZ | | | |
| P25/SDA0 ^{Note} /SI0 | 10-K | | |
| P26/SO0 | 10-L | | |
| P27/SCL0Note/SCK0 | 10-K | | |
| P30/TO0 to P32/TO2 | 12-E | | |
| P33/TI1, P34/TI2 | 8-N | | |
| P35/TI00, P36/TI01 | 10-M | | |
| P37/EXA | 12-E | | |
| P40/AD0 to P47/AD7 | 5-A | | |
| P50/A8 to P57/A15 | | | |
| P60/A16 to P63/A19 | | | |
| P64/RD | | | |
| P64/WR | | | |
| P66/WAIT | | | |
| P67/ASTB | | | |
| P70/RxD2/SI2 | 8-N | | |
| P71/TxD2/SO2 | 10-M | | |
| P72/ASCK2/SCK2 | 8-N | | |
| P80/A0 to P87/A7 | 12-E | | |
| P90 to P95 | 13-D | | |

Note The SDA0 and SCL0 pins are provided only for the μ PD784216AY, 784218AY Subseries.

Table 2-1. I/O Circuit Type for Each Pin and Handling Unused Pins (2/2)

| Pin Symbol | I/O Circuit Type | I/O | Recommended Connection When Unused |
|---------------------------|------------------|-------|---|
| P100/TI5/TO5 | 8-N | I/O | Input: Connect to Vss individually via a resistor. |
| P101/TI6/TO6 | | | Output: Leave open. |
| P102/TI7/TO7 | | | |
| P103/TI8/TO8 | | | |
| P120/RTP0 to P127/RTP7 | 12-E | | |
| P130/ANO0, P131/ANO1 | 12-F | | |
| RESET | 12-G | Input | _ |
| XT1 | 16 | | Connect to Vss. |
| XT2 | | _ | Leave open. |
| AV _{REF0} | _ | | Connect to Vss. |
| AV _{REF1} | | | Connect to V _{DD} . |
| AV _{DD} | | | |
| AVss | | | Connect to Vss. |
| TEST/V _{PP} Note | | | Connect directly to Vss or via a pull-down resistor. For the pull-down connection, use of a resistor with a resistance between 470 Ω and 10 k Ω is recommended. |

Note The VPP pin is provided only for the μ PD78F4216A, 78F4218A, 78F4216AY, and 78F4218AY.

Remark The type numbers are unified among the 78K Series, so they are not always serial within each product (there are some circuits that are not incorporated).


Type 2-G Type 10-K Pullup enable IN C V_{DD} Data P-ch OIN/OUT Open drain Output disable Schmitt-triggered input with hysteresis characteristics -N-ch Type 5-A Type 10-L Pullup Pullup enable enable V_{DD} V_{DD} Data P-ch Data P-ch → IN/OUT OIN/OUT Open drain Output disable Output - N-ch disable -N-ch Input enable Type 8-N Type 10-M V_{DD} Pullup Pullup enable enable $V_{\text{DD}} \\$ V_{DD} Data P-ch Data ー ► P-ch -○ IN/OUT OIN/OUT Output Output disable N-ch - N-ch disable $\frac{1}{2}$ # Type 12-E V_{DD} Type 9 Pullup enable Comparator IN O Data P-ch O IN/OUT V_{REF} (Threshold voltage) Output → N-ch disable Input Input enable enable Analog output

Figure 2-1. Pin I/O Circuit (1/2)

voltage

N-ch=

Figure 2-1. Pin I/O Circuit (2/2)



CHAPTER 3 CPU ARCHITECTURE

3.1 Memory Space

The μ PD784218A can access a 1 MB space. The mapping of the internal data area (special function register and internal RAM) differs depending on the LOCATION instruction. The LOCATION instruction must always be executed after releasing a reset and cannot be used more than once.

The program after releasing a reset must be as follows.

RSTVCT CSEG AT 0

DW RSTSTRT

:

INITSEG CSEG BASE

RSTSTRT: LOCATION 0H; or LOCATION 0FH

MOVG SP, #STKBGN

(1) When LOCATION 0H instruction is executed

• Internal memory

The internal data area and internal ROM area are mapped as follows.

| Part Number | Internal Data Area | Internal ROM Area |
|----------------------------|--------------------|--------------------------------------|
| μPD784214A, μPD784214AY | 0F100H to 0FFFFH | 00000H to 0F0FFH 10000H to 17FFFH |
| μPD784215A, μPD784215AY | 0EB00H to 0FFFFH | 00000H to 0EAFFH 10000H to 1FFFFH |
| μPD784216A, μPD784216AY | 0DF00H to 0FFFFH | 00000H to 0DEFFH 10000H to 1FFFFH |
| μPD784217A, μPD784217AY | 0CD00H to 0FFFFH | 00000H to 0CCFFH 10000H to 2FFFFH |
| μPD784218A, μPD784218AY | | 00000H to 0CCFFH 10000H to 3FFFFH |

Caution The following areas that overlap the internal data area of the internal ROM cannot be used when the LOCATION 0H instruction is executed.

| Part Number | Internal Data Area | |
|----------------------------|---------------------------------|--|
| μPD784214A, μPD784214AY | 0F100H to 0FFFFH (3,840 bytes) | |
| μPD784215A, μPD784215AY | 0EB00H to 0FFFFH (5,376 bytes) | |
| μPD784216A, μPD784216AY | 0DF00H to 0FFFFH (8,448 bytes) | |
| μPD784217A, μPD784217AY | 0CD00H to 0FFFFH (13,056 bytes) | |
| μPD784218A, μPD784218AY | | |

• External memory

The external memory is accessed in external memory expansion mode.

(2) When LOCATION 0FH instruction is executed

• Internal memory

The internal data area and internal ROM area are mapped as follows.

| Part Number | Internal Data Area | Internal ROM Area |
|----------------------------|--------------------|-------------------|
| μPD784214A, μPD784214AY | FF100H to FFFFFH | 00000H to 17FFFH |
| μPD784215A, μPD784215AY | FEB00H to FFFFFH | 00000H to 1FFFFH |
| μPD784216A, μPD784216AY | FDF00H to FFFFFH | 00000H to 1FFFFH |
| μPD784217A, μPD784217AY | FCD00H to FFFFFH | 00000H to 2FFFFH |
| μPD784218A, μPD784218AY | | 00000H to 3FFFFH |

External memory

The external memory is accessed in external memory expansion mode.




Figure 3-1. PD784214A Memory Map

Notes 1. Access in the external memory expansion mode.

- 2. The 3,840 bytes in this area can be used as the internal ROM only when the LOCATION 0FH instruction is executed.
- 3. LOCATION 0H instruction execution: 94,464 bytes, LOCATION 0FH instruction execution: 98,304 bytes
- **4.** This is the base area and the entry area on resets or interrupts. However, the internal RAM is excluded on reset.

LOCATION 0H instruction execution LOCATION 0FH instruction execution FFFFH Special function register (SFR) FFFDFH Note 1
FFF00H (256 bytes) 0FEFFH FFEFFH FFEFF External memory Note 1 General-purpose Internal RAM (896 KB) registers (128 bytes) (5,120 bytes) 0FF80H FFE80H FFE7FH FEB00H 0FE7FH FEAFF 20000H 1FFFFH Internal ROM (65,536 bytes) 0FE3BH FFE3BH 10000H Macro service control 0FFFFH Special function register (SFR) word area (54 bytes) 0FE06H FFE06H 0FFDFH Note 1 (256 bytes) OFFOOH OFEFFH Data area (512 bytes) 0 F D 0 0 H FFDOOH 0FCFFH FFCFFH Internal RAM Program/data area (5,120 bytes) External memory Note 1 (4,608 bytes) 0EB00H 0EB00H FEB00H (912,128 bytes) 0EAFFH 1FFFFH 10000H Note 2 0EAFFH Program/data area Note 3 Note 4 01000H 00FFFH **CALLF** entry Internal ROM area (2 KB) (60,160 bytes) 00800H 20000H 007FFH 1FFFF 00080H 0007FH CALLT table Internal ROM Note 4 area (64 bytes) (128 KB) 00040H 0003FH Vector table area (64 bytes) 00000H

Figure 3-2. PD784215A Memory Map

Notes 1. Access in the external memory expansion mode.

00000H

00000H

- 2. The 5,376 bytes in this area can be used as the internal ROM only when the LOCATION 0FH instruction is executed.
- 3. LOCATION 0H instruction execution: 125,696 bytes, LOCATION 0FH instruction execution: 131,072
- 4. This is the base area and the entry area on resets or interrupts. However, the internal RAM is excluded on reset.

LOCATION 0H instruction execution LOCATION 0FH instruction execution FFFFFH Special function register (SFR) FFFDFH Note 1 _____ FFFD0H (256 bytes) 0FEFFH FFEFFH FFEFF External memory Note 1 General-purpose Internal RAM (896 KB) registers (128 bytes) (8,192 bytes) 0FE80H FFE80H FDF00H FFE7FH FDEFFH 0FF7FF 20000H 1FFFFH Internal ROM FFE3BH (65,536 bytes) 0FE3BH 10000H Macro service control 0FFFFH Special function register (SFR) word area (54 bytes) 0FFDFH FFE06H 0FE06H Note 1 0FFD0H (256 bytes) OFFOOH OFEFFH Data area (512 bytes) 0FD00H FFD00H 0 FCFFH FFCFFH Internal RAM Program/data area (8,192 bytes) External memory Note 1 (7,680 bytes) 0DF00H 0DF00H FDF00H (909,056 bytes) 0DEFFH 1FFFFH 10000H 1FFFFH Note 2 ODEEE Program/data area Note 3 Note 4 01000H 00FFFH **CALLF** entry Internal ROM area (2 KB) (57,088 bytes) 008001 20000H 007FFH 1FFFFH 00080H 0007FH CALLT table Internal ROM Note 4 area (64 bytes) (128 KB) 00040H 0003FH Vector table area (64 bytes) 00000H 00000H 00000H

Figure 3-3. PD784216A Memory Map

- **Notes 1.** Access in the external memory expansion mode.
 - 2. The 8,448 bytes in this area can be used as the internal ROM only when the LOCATION 0FH instruction is executed.
 - LOCATION 0H instruction execution: 122,624 bytes, LOCATION 0FH instruction execution: 131,072 bytes
 - **4.** This is the base area and the entry area on resets or interrupts. However, the internal RAM is excluded on reset.

LOCATION 0H instruction execution LOCATION 0FH instruction execution FFFFFH FFFDFH FFFFFH Special function register (SFR) Note 1 FFFD0H (256 bytes) FFF00H FFEFFH 0FEFFH FFEFFH External memory Note 1 General-purpose Internal RAM registers (832 KB) (12,800 bytes) (128 bytes) 0FE80H FFE80H FCD00H 0FE7FH FFE7FH FCCFFH 30000H 2FFFFH Internal ROM (131,072 bytes) FFE3BH 0FE3BH Macro service control 10000H OFFFFH OFFDFH Special function register (SFR) word area (54 bytes) 0FE06H FFE06H Note 1 0FFD0H (256 bytes) OFFOOH Data area (512 bytes) 0FEFFH 0FD00H FFD00H 0FCFFH FFCFFH Internal RAM Program/data area (12,800 bytes) (12,288 bytes) External memory Note 1 0CD00H 0CD00H FCD00H (838,912 bytes) 0CCFFH 2FFFFH Note 4 10000H Note 2 0CCFFH Program/data area Note 3 01000H 00FFF CALLF entry area Internal ROM (2 KB) (52,480 bytes) 30000H 00800H 2FFFFH 007FFH 00080H Note 4 0007FH CALLT table area Internal ROM (64 bytes) (192 KB) 00040H 0003FH Vector table area (64 bytes) 00000H 00000H 00000H

Figure 3-4. μ PD784217A Memory Map

- Notes 1. Access in the external memory expansion mode.
 - 2. The 13,056 bytes in this area can be used as the internal ROM only when the LOCATION 0FH instruction is executed.
 - 3. LOCATION 0H instruction execution: 183,552 bytes; LOCATION 0FH instruction execution: 196,608 bytes
 - **4.** This is the base area and the entry area upon reset or interrupt. However, the internal RAM is excluded for reset.

LOCATION 0H instruction execution LOCATION 0FH instruction execution FFFFFH Special function register (SFR) **FFFDFH** Note 1 FFFD0H (256 bytes) FFF00H 0EEEEH FFEFFH **EFFFFH** External memory Note 1 General-purpose Internal RAM registers (768 KB) (12,800 bytes) (128 bytes) 0FE80H FFE80H FCD00H 0FE7FH FFE7FH FCCFF 40000H 3FFFFH Internal ROM (196,608 bytes) 0FE3BH FFE3BH Macro service control 10000H 0FFFFH Special function register (SFR) word area (54 bytes) FFE06H 0FE06H 0FFDFH 0FFD0H Note 1 (256 bytes) OFFOOH OFEFFH Data area (512 bytes) 0FD00H 0FCFFH FFD00H **FFCFFH** Internal RAM Program/data area (12,800 bytes) External memoryNote 1 (12,288 bytes) 0CD00H 0CD00H FCD00H (773,376 bytes) 0CCFFH 3FFFFH 10000H Note 4 Note 2 0CCFFH Program/data area Note 3 01000H 00FFFH CALLF entry area Internal ROM (2 KB) (52,480 bytes) 40000H 00800H 3EEEEH 007FFH 00080H Note 4 0007FH CALLT table area Internal ROM (64 bytes) (256 KB) 00040H 0003FH Vectored-table area (64 bytes) 00000H 00000H 00000H

Figure 3-5. μ PD784218A Memory Map

Notes 1. Access in the external memory expansion mode.

- 2. The 13,056 bytes in this area can be used as the internal ROM only when the LOCATION 0FH instruction is executed.
- LOCATION 0H instruction execution: 249,088 bytes; LOCATION 0FH instruction execution: 262,144 bytes
- **4.** This is the base area and the entry area upon reset or interrupt. However, the internal RAM is excluded for reset.

3.2 Internal ROM Area

The following versions in the μ PD784218A Subseries have on-chip ROMs that can store the programs and table data.

If the internal ROM area and internal data area overlap when the LOCATION 0H instruction is executed, the internal data area becomes the access target, and the overlapped part of the internal ROM area cannot be accessed.

| Part Name | Internal ROM | Address Space | | |
|---------------------------|----------------|--------------------------------------|--------------------------|--|
| | | LOCATION 0H Instruction | LOCATION 0FH Instruction | |
| μPD784214A | 96 K × 8 bits | 00000H to 0F0FFH 10000H to 17FFFH | 00000H to 17FFFH | |
| μPD784215A | 128 K × 8 bits | 00000H to 0EAFFH 10000H to 1FFFFH | 00000H to 1FFFFH | |
| μPD784216A μPD78F4216A | | 00000H to 0DEFFH 10000H to 1FFFFH | | |
| μPD784217A | 192 K × 8 bits | 00000H to 0CCFFH 10000H to 2FFFFH | 00000H to 2FFFFH | |
| μPD784218A μPD78F4218A | 256 K × 8 bits | 00000H to 0CCFFH 10000H to 3FFFFH | 00000H to 3FFFFH | |

The internal ROM can be accessed at high speed. Usually, a fetch is at the same speed as an external ROM fetch. By setting (to 1) the IFCH bit of the memory expansion mode register (MM), the high-speed fetch function is used. An internal ROM is fetched at high-speed fetch (fetch in two system clocks in 2-byte units).

If the instruction execution cycle similar to the external ROM fetch is selected, waits are inserted by the wait function. However, when a high-speed fetch is used, waits cannot be inserted for the internal ROM. However, do not set external waits for the internal ROM area. If an external wait is set for the internal ROM area, the CPU enters the deadlock state. The deadlock state is only released by a reset input.

RESET input causes an instruction execution cycle similar to the external ROM fetch cycle.

3.3 Base Area

The area from 0 to FFFFH becomes the base area. The base area is the target in the following uses.

- · Reset entry address
- · Interrupt entry address
- · Entry address for CALLT instruction
- 16-bit immediate addressing mode (instruction address addressing)
- · 16-bit direct addressing mode
- 16-bit register addressing mode (instruction address addressing)
- · 16-bit register indirect addressing mode
- · Short direct 16-bit memory indirect addressing mode

The vector table area, CALLT instruction table area, and CALLF instruction entry area are allocated in the base area.

When the LOCATION 0H instruction is executed, the internal data area is placed in the base area. Be aware that the program cannot be fetched from the internal high-speed RAM area and special function register (SFR) area in the internal data area. Also, use the data in the internal RAM area after initialization.

3.3.1 Vector table area

The 64-byte area from 00000H to 0003FH is reserved as the vector table area. The program start addresses for branching by interrupt requests and RESET input are stored in the vector table area. If context switching is used by each interrupt, the register bank number of the switch destination is stored.

The portion that is not used as the vector table can be used as program memory or data memory.

The values that can be written in the vector table are a 16-bit values. Therefore, branching can only be to the base area.

Table 3-1. Vector Table Address

| Interrupt Source | Vector Table Address | Interrupt Source | Vector Table Address |
|-------------------------|----------------------|------------------|----------------------|
| BRK instruction | 003EH | INTST1 | 001CH |
| TRAP0 (operand error) | 003CH | INTSER2 | 001EH |
| NMI | 0002H | INSR2 | 0020H |
| INTWDT (non-maskable) | 0004H | INTCSI2 | |
| INTWDT (maskable) | 0006H | INTST2 | 0022H |
| INTP0 | 0008H | INTTM3 | 0024H |
| INTP1 | 000AH | INTTM00 | 0026H |
| INTP2 | 000CH | INTTM01 | 0028H |
| INTP3 | 000EH | INTTM1 | 002AH |
| INTP4 | 0010H | INTTM2 | 002CH |
| INTP5 | 0012H | INTAD | 002EH |
| INTP6 | 0014H | INTTM5 | 0030H |
| INTIIC0 ^{Note} | 0016H | INTTM6 | 0032H |
| INTCSI0 | | INTTM7 | 0034H |
| INTSER1 | 0018H | INTTM8 | 0036H |
| INTSR1 | 001AH | INTWT | 0038H |
| INTCSI1 | | INTKR | 003AH |

Note Only in μ PD784216AY, 784218AY Subseries

3.3.2 CALLT instruction table area

The 64 KB area from 00040H to 0007FH can store the subroutine entry addresses for the 1-byte call instruction (CALLT).

In a CALLT instruction, this table is referenced and the base area address written in the table is branched to as the subroutine. Since a CALLT instruction is a 1-byte instruction, many subroutine call descriptions in the program can be CALLT instructions, so the object size of the program can be reduced. Since a maximum of 32 subroutine entry addresses can be described in the table, they should be registered in order from the most frequently described.

When not used as the CALLT instruction table, the area can be used as normal program memory or data memory.

3.3.3 CALLF instruction entry area

The area from 00800H to 00FFFH can be called directly by subroutine via the 2-byte call instruction (CALLF). Since a CALLF instruction is a 2-byte call instruction, compared to using the CALL instruction (3-byte or 4-byte) of a subroutine call directly, the object size can be reduced.

When higher speed is required, describing subroutines directly in this area is effective.

If decreasing the object size is required, this can be done by describing an unconditional branch (BR) in this area and placing the actual subroutine outside this area. When a subroutine is called from five or more locations, reducing the object size is attempted. In this case, since only a 4-byte location for the BR instruction is occupied in the CALLF entry area, the object size of many subroutines can be reduced.

3.4 Internal Data Area

The internal data area consists of the internal RAM area and the special function register area (see **Figures 3-1** and **3-2**).

For the final address of the internal data area, either 0FFFFH (when executing the LOCATION 0H instruction) or FFFFH (when executing the LOCATION 0FH instruction) can be selected by the LOCATION instruction. The address selection of the internal data area by this LOCATION 0H must be executed once immediately after a reset is released. Once either of them is selected, the other cannot be selected. The program after a reset is released must be as shown in the example. If the internal data area and another area are allocated to the same address, the internal data area becomes the access target, and the other area cannot be accessed.

Example RSTVCT CSEG AT 0

DW RSTSTRT

:
INITSEG CSEG BASE

RSTSTRT: LOCATION 0H; or LOCATION 0FH

MOVG SP, #STKBGN

Caution When the LOCATION 0H instruction is executed, the program after releasing the reset must not overlap the internal data area. In addition, make sure the entry address of the servicing routine for a non-maskable interrupt such as NMI does not overlap the internal data area. The entry area for a maskable interrupt must be initialized before referencing the internal data area.

3.4.1 Internal RAM area

The μ PD784218A has an on-chip general-purpose static RAM.

This area has the following configuration.




Table 3-2. Internal RAM Area List

| Internal RAM | Internal RAM Area | | |
|---|------------------------------------|------------------------------------|---------------------------------|
| Product Name | | Peripheral RAM: PRAM | Internal High-speed RAM: IRAM |
| μPD784214A | 3,584 bytes (0F100H to 0FEFFH) | 3,072 bytes (0F100H to 0FCFFH) | 512 bytes (0FD00H to 0FEFFH) |
| μPD784215A | 5,120 bytes (0EB00H to 0FEFFH) | 4,608 bytes (0EB00H to 0FCFFH) | |
| μPD784216A μPD78F4216A | 8,192 bytes (0DF00H to 0FEFFH) | 7,680 bytes (0DF00H to 0FCFFH) | |
| μPD784217A μPD784218A μPD78F4218A | 12,800 bytes (0CD00H to 0FEFFH) | 12,288 bytes (0CD00H to 0FCFFH) | |

Remark The addresses in the table are the values when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, 0F0000H is added to the above values.

Figure 3-6 is the internal RAM memory map.




Figure 3-6. Internal RAM Memory Map

Remark The addresses in the figure are the values when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, 0F0000H is added to the above values.

(1) Internal high-speed RAM (IRAM)

The internal high-speed RAM can be accessed at high speed. The short direct addressing mode can be used for high-speed access to FD20H to FEFFH. The two short direct addressing modes, short direct addressing 1 and short direct addressing 2, are available depending on the address of the target. Both addressing modes have the same function. In some instructions, short direct addressing 2 has a shorter word length than short direct addressing 1. For details, refer to 78K/IV Series User's Manual — Instruction (U10905E).

A program cannot be fetched from IRAM. If a program is fetched from an address that is mapped for IRAM, CPU runaway occurs.

The following areas are reserved for IRAM.

General-purpose register area: FE80H to FEFFH
 Macro service control word area: FE06H to FE3BH

• Macro service channel area: FE00H to FEFFH (The address is set by a macro service control word.)

When these areas do not use the reserved functions, they can be used as normal data memory.

Remark The addresses in this text are the addresses when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, 0F0000H is added to the values in this text.

(2) Peripheral RAM (PRAM)

The peripheral RAM (PRAM) is used as normal program memory or data memory. When used as the program memory, the program must be written beforehand in the peripheral RAM by a program.

A program fetch from the peripheral RAM is high speed because it can be executed in two clocks in 2-byte units.

3.4.2 Special function register (SFR) area

The special function register (SFR) of the on-chip peripheral hardware is mapped to the area from 0FF00H to 0FFFFH (Refer to **Figures 3-1** and **3-2**).

The area from 0FFD0H to 0FFDFH is mapped as the external SFR area. Peripheral I/O externally connected can be accessed in the external memory expansion mode (set by the memory expansion mode register (MM)).

Caution In this area, do not access an address that is not mapped in SFR. If such an address is mistakenly accessed, the CPU may enter the deadlock state. The deadlock state is released only by reset input.

Remark The addresses in this text are the addresses only when the LOCATION 0H instruction is executed. If the LOCATION 0FH instruction is executed, 0F0000H is added to the values in the text.

3.4.3 External SFR area

In the products of the μ PD784218A Subseries, the 16-byte area from 0FFD0H to 0FFDFH (during LOCATION 0H instruction execution, or from 0FFD0H to 0FFFDFH during LOCATION 0FH instruction execution) in the SFR area is mapped as the external SFR area. In the external memory expansion mode, the externally attached peripheral I/O can be accessed by using the address bus and address/data bus.

Since the external SFR area can be accessed by SFR addressing, the features are that peripheral I/O operations can be simplified; the object size can be reduced; and macro service can be used.

The bus operation when accessing an external SFR area is the same as a normal memory access.

3.5 External Memory Space

The external memory space is the memory space that can be accessed by setting the memory expansion mode register (MM). The program and table data can be stored and peripheral I/O devices can be assigned.

3.6 Memory Mapping of μ PD78F4216A and 78F4218A

IMS is a register that is set by software and is used to specify a part of the internal memory that is not to be used. By setting this register, the internal memory can be mapped identically to that of a mask ROM version with a different internal memory (ROM and RAM) capacity.

IMS is set with an 8-bit memory manipulation instruction.

RESET input sets IMS to FFH.

(1) μ PD78F4216A, 78F4216AY

Figure 3-7. Internal Memory Size Switching Register (IMS) Format (1/2)

| Address: 0 | FFFCH Afte | r reset: FFH | W | | | | | |
|------------|------------|--------------|------|------|---|---|------|------|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IMS | 1 | 1 | ROM1 | ROM0 | 1 | 1 | RAM1 | RAM0 |

| ROM1 | ROM0 | Internal ROM capacity selections |
|------|------|----------------------------------|
| 0 | 0 | 48 KB |
| 0 | 1 | 64 KB |
| 1 | 0 | 96 KB |
| 1 | 1 | 128 KB |

| RAM1 | RAM0 | Peripheral RAM capacity selections |
|------|------|------------------------------------|
| 0 | 0 | 3,072 bytes |
| 0 | 1 | 4,608 bytes |
| 1 | 0 | 6,114 bytes |
| 1 | 1 | 7,680 bytes |

- Cautions 1. IMS is not provided in the mask ROM versions (μ PD784214A, 784215A, 784216A, 784214AY, 784215AY, and 784216AY). Even if a write instruction is executed to IMS in a mask ROM version, the instruction will be invalid.
 - 2. If the μ PD78F4216A or 78F4216AY is selected as the emulation CPU for an in-circuit emulator, the memory size is always the same as that of the μ PD784216A, "FFH", even if an instruction that writes an address of IMS other than FFH is executed.

Table 3-3 shows the IMS setting values to make the memory mapping the same as that of the mask ROM versions.

Table 3-3. Setting Value of Internal Memory Size Switching Register (IMS)

| Target Mask ROM Version | IMS Setting Value |
|-------------------------|-------------------|
| μPD784214A, 784214AY | ECH |
| μPD78425A, 784215AY | FDH |
| μPD78426A, 784216AY | FFH |

(2) μ PD78F4218A, 78F4218AY

Figure 3-7. Internal Memory Size Switching Register (IMS) Format (2/2)

Address: 0FFFCH After reset: FFH Symbol 7 5 4 3 2 1 0 IMS 1 ROM1 ROM₀ 1 1 RAM1 RAM0

| ROM1 | ROM0 | Internal ROM capacity selections |
|------|------|----------------------------------|
| 0 | 0 | 64 KB |
| 0 | 1 | 128 KB |
| 1 | 0 | 192 KB |
| 1 | 1 | 256 KB |

| RAM1 | RAM0 | Peripheral RAM capacity selections | | |
|------|------|------------------------------------|--|--|
| 0 | 0 | 3,072 bytes | | |
| 0 | 1 | 6,656 bytes | | |
| 1 | 0 | 7,168 bytes | | |
| 1 | 1 | 12,288 bytes | | |

- Cautions 1. IMS is not provided in the mask ROM versions (µPD784217A, 784218A, 784217AY, and 784218AY). Even if a write instruction is executed to IMS in a mask ROM version, the instruction will be invalid.
 - 2. If the μ PD78F4218A or 78F4218AY is selected as the emulation CPU for an in-circuit emulator, the memory size is always the same as that of the μ PD784218A, "FFH", even if an instruction that writes an address of IMS other than FFH is executed.

Table 3-4 shows the IMS setting values to make the memory mapping the same as that of the mask ROM versions.

Table 3-4. Setting Value of Internal Memory Size Switching Register (IMS)

| Target Mask ROM Version | IMS Setting Value |
|-------------------------|-------------------|
| μPD784217A, 784217AY | EFH |
| μPD784218A, 784218AY | FFH |

3.7 Control Registers

The control registers are the program counter (PC), program status word (PSW), and stack pointer (SP).


3.7.1 Program counter (PC)

This is a 20-bit binary counter that holds the address information about the program to be executed next (see **Figure 3-8**).

Usually, this counter is automatically incremented based on the number of bytes of the instruction to be fetched. When the instruction with branching is executed, the immediate data or register contents are set.

RESET input sets the 16-bit data at addresses 0 and 1 to the lower 16 bits of the PC, and 0000 to the higher four bits of the PC.

Figure 3-8. Program Counter (PC) Format



3.7.2 Program status word (PSW)

The program status word (PSW) is a 16-bit register that consists of various flags that are set and reset based on the result of the instruction execution.

A read or write access is performed in higher 8-bit (PSWH) and the lower 8-bit (PSWL) units. In addition, bit manipulation instructions can manipulate each flag.

The contents of the PSW are automatically saved on the stack when a vectored interrupt request is accepted and when a BRK instruction is executed, and are automatically restored when a RETI or RETB instruction is executed. When context switching is used, the contents are automatically saved to RP3, and automatically restored when a RETCS or RETCSB instruction is executed.

RESET input resets all of the bits to 0.

Be sure to write 0 in the bits indicated as "0" in Figure 3-9. The contents of bits indicated as "—" are undefined when read.

Figure 3-9. Program Status Word (PSW) Format

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|------|------|------|----|-----|---|----|
| PSWH | UF | RBS2 | RBS1 | RBS0 | _ | _ | _ | _ |
| | | | | | | | | |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PSWL | S | Z | RSS | AC | IE | P/V | 0 | CY |

Each flag is described below.

(1) Carry flag (CY)

This is the flag that stores the carry or borrow of an operation result.

When a shift rotate instruction is executed, the value shifted out is stored. When a bit manipulation instruction is executed, this flag functions as the bit accumulator.

The state of the CY flag can be tested by a conditional branch instruction.

(2) Parity/overflow flag (P/V)

The P/V flag has the following two actions in accordance with the execution of the operation instruction. The state of the P/V flag can be tested by a conditional branch instruction.

· Parity flag action

If the results of executing the logical instructions, shift rotate instructions, and CHKL and CHKLA instructions set the even number of bits to 1, the flag is set to 1. If the number of bits set to 1 is odd, the flag is reset to 0. However, for 16-bit shift instructions, only the lower 8 bits of the operation result are valid for the parity flag.

Overflow flag action

The result of executing an arithmetic operation instruction sets the flag to 1 only if the result exceeds the numerical range expressed in two's complement. Otherwise, the flag is reset to 0. Specifically, the result of the exclusive OR of the carry from the MSB and the carry to the MSB becomes the flag contents. For example, in 8-bit arithmetic operations, the two's complement range is from 80H (–128) to 7FH (+127). If the operation result is out of this range, the flag is set to 1. If within this range, it is reset to 0.

Example The action of the overflow flag when an 8-bit addition instruction is executed is described next.

When 78H (+120) and 69H (+105) are added, the operation result becomes E1H (+225). Since the upper limit of two's complement is exceeded, the P/V flag is set to 1. In a two's complement expression, E1H becomes -31.

$$78H (+120) = 0111 1000$$

+) $69H (+105) = +) 0110 1001$
0 1110 0001 = −31 P/V = 1
↑
CY

Next, since the operation result of the addition of the following two negative numbers falls within the two's complement range, the P/V flag is reset to 0.

(3) Interrupt request enable flag (IE)

This flag controls the CPU interrupt request acceptance.

If IE is 0, interrupts are disabled, and only non-maskable interrupts and unmasked macro services can be accepted. Otherwise, everything is disabled.

If IE is 1, the interrupt enable state is entered. Enabling the acceptance of interrupt requests is controlled by the interrupt mask flags that correspond to each interrupt request and the priority of each interrupt.

This flag is set to 1 by executing the EI instruction and is reset to 0 by executing the DI instruction or accepting an interrupt.

(4) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow to bit 3, this flag is set to 1. Otherwise, the flag is reset to 0.

This flag is used when the ADJBA and ADJBS instructions are executing.

(5) Register set selection flag (RSS)

This flag sets the general-purpose registers that function as X, A, C, and B and the general-purpose register pairs (16 bits) that function as AX and BC.

This flag is used to maintain compatibility with the 78K/III Series. Always set this flag to 0 except when using a 78K/III Series program.

(6) Zero flag (Z)

This flag indicates that the operation result is 0.

If the operation result is 0, this flag is set to 1. Otherwise, it is reset to 0. The state of the Z flag can be tested by conditional branch instructions.

(7) Sign flag (S)

This flag indicates that the MSB in the operation result is 1.

The flag is set to 1 when the MSB of the operation result is 1. If 0, the flag is reset to 0. The S flag state can be tested by the conditional branch instructions.

(8) Register bank selection flags (RBS0 to RBS2)

This is the 3-bit flag that selects one of the eight register banks (register banks 0 to 7). (Refer to **Table 3-5**.) Three bit information that indicates the register bank selected by executing the SEL RBn instruction is stored.

| RBS2 | RBS1 | RBS0 | Set Register Bank |
|------|------|------|-------------------|
| 0 | 0 | 0 | Register bank 0 |
| 0 | 0 | 1 | Register bank 1 |
| 0 | 1 | 0 | Register bank 2 |
| 0 | 1 | 1 | Register bank 3 |
| 1 | 0 | 0 | Register bank 4 |
| 1 | 0 | 1 | Register bank 5 |
| 1 | 1 | 0 | Register bank 6 |
| 1 | 1 | 1 | Register bank 7 |

Table 3-5. Register Bank Selection

(9) User flag (UF)

This flag is set and reset by a user program and can be used in program control.

3.7.3 Using RSS bit

Basically, always use with the RSS bit fixed at 0.

The following descriptions discuss using a 78K/III Series program and a program that sets the RSS bit to 1. Reading is not necessary if the RSS bit is fixed at 0.

The RSS bit enables the functions in A (R1), X (R0), B (R3), C (R2), AX (RP0), and BC (RP1) to also be used in registers R4 to R7 (RP2, RP3). When this bit is effectively used, efficient programs in terms of program size and program execution can be written.

Sometimes, however, unexpected problems arise if used carelessly. Consequently, always set the RSS bit to 0. Use with the RSS bit set to 1 only when 78K/III Series programs will be used.

By setting the RSS bit to 0 in all programs, writing and debugging programs become more efficient.

Even if a program where the RSS bit is set to 1 is used, when possible, it is recommended to use the program after modifying the program so that the RSS bit is not set to 1.

(1) Using the RSS bit

- Registers used in instructions where the A, X, B, C, and AX registers are directly described in the operand column of the operation list (see 29.2)
- · Registers that are implicitly specified in instructions that use the A, AX, B, and C registers by implied addressing
- Registers that are used in addressing in instructions that use the A, B, and C registers in indexed addressing and based indexed addressing

The registers used in these cases are switched in the following ways by the RSS bit.

- When RSS = 0
 A→R1, X→R0, B→R3, C→R2, AX→RP0, BC→RP1
- When RSS = 1
 A→R5, X→R4, B→R7, C→R6, AX→RP2, BC→RP3

The registers used in other cases always become the same registers regardless of the contents of the RSS bit. For registers A, X, B, C, AX, and BC in NEC Electronics assembler RA78K4, instruction code is generated for any register described by name or for registers set by an RSS pseudo instruction in the assembler. When the RSS bit is set or reset, always specify an RSS pseudo instruction immediately before (or immediately after) that instruction (see the following examples).

<Program examples>

• When RSS = 0

RSS 0 ; RSS pseudo instruction

CLR1 PSWL. 5

MOV B, A ; This description corresponds to "MOV R3, R1".

• When RSS = 1

RSS 1 ; RSS pseudo instruction

SET1 PSWL. 5

MOV B, A ; This description corresponds to "MOV R7, R5".

(2) Generation of instruction code in the RA78K4

• In the RA78K4, when an instruction with the same function as an instruction that directly specifies A or AX in the operand column in the operation list of the instruction is used, the instruction code that directly describes A or AX in the operand column is given priority and generated.

Example The MOV A, r instruction where r is B has the same function as the MOV r, r' instruction where r is A and r' is B. In addition, they have the same (MOV A, B) description in the assembler source program. In this case, RA78K4 generates code that corresponds to the MOV A, r instruction.

• If A, X, B, C, AX, or BC is described in an instruction that specifies r, r', rp, or rp' in the operand column, the A, X, B, C, AX, or BC instruction code generates the instruction code that specifies the following registers based on the operand of the RSS pseudo instruction in RA78K4.

| Register | RSS = 0 | RSS = 1 |
|----------|---------|---------|
| Α | R1 | R5 |
| Х | R0 | R4 |
| В | R3 | R7 |
| С | R2 | R6 |
| AX | RP0 | RP2 |
| BC | RP1 | RP3 |

- If R0 to R7 and RP0 to RP4 are specified in r, r', rp, and rp' in the operand column, an instruction code that conforms to the specification is output (Instruction code that directly describes A or AX in the operand column is not output).
- The A, B, and C registers that are used in indexed addressing and based indexed addressing cannot be described as R1, R3, R2, or R5, R7, R6.

(3) Usage Cautions

Switching the RSS bit obtains the same effect as holding two register sets. However, be careful and write the program so that implicit descriptions in the program and dynamically changing the RSS bit during program execution always agree.

Also, since a program with RSS = 1 cannot be used in a program that uses context switching, the portability of the program becomes poor. Furthermore, since different registers having the same name are used, the readability of the program worsens, and debugging becomes difficult. Therefore, when RSS = 1 must be used, write the program while taking these problems into consideration.

A register that does not have the RSS bit set can be accessed by specifying the absolute name.

3.7.4 Stack pointer (SP)

The 24-bit register saves the starting address of the stack (LIFO: 00000H to FFFFFFH) (refer to **Figure 3-10**). The stack is used for addressing during subroutine processing or interrupt servicing. Always set the most-significant four bits to zero.

The contents of the SP are decremented before writing to the stack area and incremented after reading from the stack (refer to **Figures 3-11** and **3-12**).

SP is accessed by special instructions.

Since the SP contents become undefined when RESET is input, always initialize the SP from the initialization program immediately after clearing the reset (before accepting a subroutine call or interrupt).


Example Initializing SP


MOVG SP, #0FEE0H ; SP \leftarrow 0FEE0H (when used from FEDFH)

Figure 3-10. Stack Pointer (SP) Format



Figure 3-11. Data Saved to Stack











Figure 3-12. Data Restored from Stack







Note This 4-bit data is ignored.

- Cautions 1. In stack addressing, the entire 1 MB space can be accessed, but the stack cannot be guaranteed in the SFR area and internal ROM area.
 - 2. The stack pointer (SP) becomes undefined when RESET is input. In addition, even when SP is in the undefined state, non-maskable interrupts can be accepted. Therefore, when the SP is in the undefined state immediately after the reset is cleared and a request for a non-maskable interrupt is generated, unexpected actions sometimes occur. To avoid this danger, always specify the following in the program after clearing a reset.

RSTVCT CSEG AT 0

DW RSTSTRT

:

INITSEG CSEG BASE

RSTSTRT: LOCATION 0H; or LOCATION 0FH

MOVG SP, #STKBGN

3.8 General-Purpose Registers

3.8.1 Configuration

There are sixteen 8-bit general-purpose registers. In addition, two 8-bit general-purpose registers can be combined and used as a 16-bit general-purpose register. Furthermore, four of the 16-bit general-purpose registers are combined with an 8-bit register for address expansion and used as a 24-bit address specification register.

The general-purpose registers except for the V, U, T, and W registers for address expansion are mapped to the internal RAM.

These register sets provide eight banks and can be switched by the software or context switching.

RESET input selects register bank 0. In addition, the register banks that are used in an executing program can be verified by reading the register bank selection flags (RBS0, RBS1, RBS2) in the PSW.




Figure 3-13. General-Purpose Register Format

Remark The parentheses enclose the absolute names.

8-bit processing 16-bit processing **FFFFHNote** RBNK0 H (R15) (FH) L (R14) (EH) HL (RP7) (EH) RBNK1 D (R13) (DH) E (R12) (CH) DE (RP6) (CH) RBNK2 UP (RP5) (AH) R11 (BH) R10 (AH) VP (RP4) (8H) RBNK3 R9 (9H) R8 (8H) RBNK4 R7 (7H) R6 (6H) RP3 (6H) RBNK5 R5 (5H) R4 (4H) RP2 (4H) RBNK6 B (R3) (3H) C (R2) (2H) BC (RP1) (2H) FE80H^{Note} RBNK7 AX (RP0) (0H) A (R1) (1H) X (R0) (0H) 0.7 15 0


Figure 3-14. General-Purpose Register Addresses

Note These are the addresses when the LOCATION 0H instruction is executed. The addresses when the LOCATION 0FH instruction is executed are the sum of the above values and 0F0000H.

Caution R4, R5, R6, R7, RP2, and RP3 can be used as the X, A, C, B, AX, and BC registers when the RSS bit in the PSW is set to 1. However, use this function only when using a 78K/III Series program.

Remark When changing the register bank and when returning to the original register bank is necessary, execute the SEL RBn instruction after using the PUSH PSW instruction to save the PSW to the stack. If the stack position is not changed when returning to the original state, the POP PSW instruction is used to return. When the register banks in the vectored interrupt processing program are updated, PSW is automatically saved on the stack when an interrupt is accepted and returned by the RETI and RETB instructions. Therefore, when one register bank is used in an interrupt servicing routine, only the SEL RBn instruction is executed, and the PUSH PSW or POP PSW instruction does not have to be executed.

Example When register bank 2 is specified



3.8.2 Functions

In addition to being manipulatable in 8-bit units, general-purpose registers can be a pair of two 8-bit registers and be manipulated in 16-bit units. Also four of the 16-bit registers can be combined with the 8-bit register for address expansion and manipulated in 24-bit units.

Each register can generally be used as the temporary storage for the operation result or the operand of the operation instruction between registers.

The area from 0FE80H to 0FEFFH (during LOCATION 0H instruction execution, or the 0FFE80H to 0FFEFFH during LOCATION 0FH instruction execution) can be accessed by specifying an address as normal data memory whether or not it is used as the general-purpose register area.

Since there are eight register banks in the 78K/IV Series, efficient programs can be written by suitably using the register banks in normal processing or interrupt processing.

Each register has the unique functions shown below.

A (R1):

- This register is primarily for 8-bit data transfers and operation processing. It can be combined with all of the addressing modes for 8-bit data.
- · This register can be used to store bit data.
- This register can be used as a register that stores the offset value during indexed addressing or based indexed addressing.

X (R0):

· This register can store bit data.

AX (RP0):

• This register is primarily for 16-bit data transfers and operation results. It can be combined with all of the addressing modes for 16-bit data.

AXDE:

· When a DIVUX, MACW, or MACSW instruction is executed, this register can be used to store 32-bit data.

B (R3):

- · This register functions as a loop counter and can be used by the DBNZ instruction.
- · This register can store the offset in indexed addressing and based indexed addressing.
- This register is used as the data pointer in a MACW or MACSW instruction.

C (R2):

- · This register functions as a loop counter and can be used by the DBNZ instruction.
- · This register can store the offset in based indexed addressing.
- This register is used as the counter in string and SACW instructions.
- · This register is used as the data pointer in a MACW or MACSW instruction.

RP2:

· When context switching is used, this register saves the low-order 16 bits of the program counter (PC).

RP3:

• When context switching is used, this register saves the most significant 4 bits of the program counter (PC) and the program status word (PSW) (except bits 0 to 3 in PSWH).

VVP (RG4):

• This register functions as a pointer and specifies the base address in register indirect addressing, based addressing, and based indexed addressing.

UUP (RG5):

- This register functions as a user stack pointer and implements another stack separate from the system stack by the PUSHU and POPU instructions.
- This register functions as a pointer and specifies the base address in register indirect addressing and based addressing.

DE (RP6), HL (RP7):

· This register stores the offset during indexed addressing and based indexed addressing.

TDE (RG6):

- This register functions as a pointer and specifies the base address in register indirect addressing and based addressing.
- · This register functions as a pointer in string and SACW instructions.

WHL (RG7):

- This register primarily performs 24-bit data transfers and operation processing.
- This register functions as a pointer and specifies the base address in register indirect addressing and based addressing.
- This functions as a pointer in string and SACW instructions.

In addition to its function name (X, A, C, B, E, D, L, H, AX, BC, VP, UP, DE, HL, VVP, UUP, TDE, WHL) that emphasizes its unique function, each register can be described by its absolute name (R0 to R15, RP0 to RP7, RG4 to RG7). For the correspondence, refer to **Table 3-6**.

Table 3-6. Correspondence Between Function Names and Absolute Names

(a) 8-bit registers

| Absolute Name | Function Name | | | | |
|---------------|---------------|-------------------------|--|--|--|
| | RSS = 0 | RSS = 1 ^{Note} | | | |
| R0 | Х | | | | |
| R1 | А | | | | |
| R2 | С | | | | |
| R3 | В | | | | |
| R4 | | Х | | | |
| R5 | | Α | | | |
| R6 | | С | | | |
| R7 | | В | | | |
| R8 | | | | | |
| R9 | | | | | |
| R10 | | | | | |
| R11 | | | | | |
| R12 | Е | Е | | | |
| R13 | D | D | | | |
| R14 | L | L | | | |
| R15 | Н | Н | | | |

(b) 16-bit registers

| Absolute Name | Function Name | | | | |
|---------------|---------------|-------------------------|--|--|--|
| | RSS = 0 | RSS = 1 ^{Note} | | | |
| RP0 | AX | | | | |
| RP1 | ВС | | | | |
| RP2 | | AX | | | |
| RP3 | | ВС | | | |
| RP4 | VP | VP | | | |
| RP5 | UP | UP | | | |
| RP6 | DE | DE | | | |
| RP7 | HL | HL | | | |

(c) 24-bit registers

| Absolute Name | Function Name |
|---------------|---------------|
| RG4 | VVP |
| RG5 | UUP |
| RG6 | TDE |
| RG7 | WHL |

Note Use RSS = 1 only when a 78K/III Series program is used.

Remark R8 to R11 do not have function names.

3.9 Special Function Registers (SFRs)

These registers are assigned special functions such as the mode register and control register of the on-chip peripheral hardware and are mapped to the 256-byte area from 0FF00H to 0FFFFHNote.

Note These are the addresses when the LOCATION 0H instruction is executed. They are FFF00H to FFFFFH when the LOCATION 0FH instruction is executed.

Caution In this area, do not access an address that is not allocated by an SFR. If erroneously accessed, the μ PD784218A enters the deadlock state. The deadlock state is released only by reset input.

Table 3-7 shows the list of special function registers (SFRs). The meanings of the items are described next.

#pragma sfr directive.

R/W
 Indicates whether the corresponding SFR can be read or written.

R/W: Can read/write
R: Read only
W: Write only

· Bit manipulation unit ··· When the corresponding SFR is manipulated, the appropriate bit manipulation unit is

indicated. An SFR that can manipulate 16 bits can be described in the sfrp operand.

If specified by an address, an even address is described.

An SFR that can manipulate one bit can be described in bit manipulation instructions.

After reset ... Indicates the state of each register when RESET is input.

Table 3-7. Special Function Register (SFR) List (1/5)

| Address | Name of Special Function Register (SFR) | Symbol | R/W | Bit Manipulation Unit | | After Reset | |
|---------|---|--------|-----|-----------------------|--------|-------------|-----------|
| Note 1 | | | | 1 Bit | 8 Bits | 16 Bits | |
| 0FF00H | Port 0 | P0 | R/W | 0 | 0 | _ | 00HNote 2 |
| 0FF01H | Port 1 | P1 | R | 0 | 0 | _ | |
| 0FF02H | Port 2 | P2 | R/W | 0 | 0 | _ | |
| 0FF03H | Port 3 | P3 | | 0 | 0 | _ | |
| 0FF04H | Port 4 | P4 | | 0 | 0 | _ | |
| 0FF05H | Port 5 | P5 | | 0 | 0 | _ | |
| 0FF06H | Port 6 | P6 | | 0 | 0 | _ | |
| 0FF07H | Port 7 | P7 | | 0 | 0 | _ | |
| 0FF08H | Port 8 | P8 | | 0 | 0 | _ | |
| 0FF09H | Port 9 | P9 | | 0 | 0 | _ | |
| 0FF0AH | Port 10 | P10 | | 0 | 0 | _ | |
| 0FF0CH | Port 12 | P12 | | 0 | 0 | _ | |
| 0FF0DH | Port 13 | P13 | | 0 | 0 | _ | |
| 0FF10H | 16-bit timer counter | TM0 | R | _ | _ | 0 | 0000H |
| 0FF11H | | | | | | | |
| 0FF12H | 16-bit capture/compare register 00 | CR00 | R/W | _ | _ | 0 | |
| 0FF13H | (16-bit timer/event counter) | | | | | | |
| 0FF14H | 16-bit capture/compare register 01 | CR01 | | _ | _ | 0 | |
| 0FF15H | (16-bit timer/event counter) | | | | | | |
| 0FF16H | Capture/compare control register 0 | CRC0 | | 0 | 0 | _ | 00H |
| 0FF18H | 16-bit timer mode control register | TMC0 | | 0 | 0 | _ | |
| 0FF1AH | 16-bit timer output control register | TOC0 | | 0 | 0 | _ | |
| 0FF1CH | Prescaler mode register 0 | PRM0 | | 0 | 0 | _ | |
| 0FF20H | Port 0 mode register | PM0 | | 0 | 0 | _ | FFH |
| 0FF22H | Port 2 mode register | PM2 | | 0 | 0 | _ | |
| 0FF23H | Port 3 mode register | PM3 | | 0 | 0 | _ | |
| 0FF24H | Port 4 mode register | PM4 | | 0 | 0 | _ | |
| 0FF25H | Port 5 mode register | PM5 | | 0 | 0 | _ | |
| 0FF26H | Port 6 mode register | PM6 | | 0 | 0 | _ | |
| 0FF27H | Port 7 mode register | PM7 | | 0 | 0 | _ | |
| 0FF28H | Port 8 mode register | PM8 | | 0 | 0 | _ | |
| 0FF29H | Port 9 mode register | PM9 | | 0 | 0 | _ | |
| 0FF2AH | Port 10 mode register | PM10 | | 0 | 0 | _ | |

- **Notes 1.** These values are when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, F0000H is added to these values.
 - 2. Since each port is initialized in the input mode by a reset, in fact, 00H is not read out. The output latch is initialized to 0.

Table 3-7. Special Function Register (SFR) List (2/5)

| Address | Name of Special Function Register (SFR) | Symbol | | R/W | Bit Ma | ınipulatio | on Unit | After Reset |
|---------|---|--------|-------|-----|--------|------------|---------|-------------|
| Note 1 | | | | | 1 Bit | 8 Bits | 16 Bits | |
| 0FF2CH | Port 12 mode register | PM12 | | R/W | 0 | 0 | _ | FFH |
| 0FF2DH | Port 13 mode register | PM13 | | | 0 | 0 | _ | |
| 0FF30H | Pull-up resistor option register 0 | PU0 | | | 0 | 0 | _ | 00H |
| 0FF32H | Pull-up resistor option register 2 | PU2 | | | 0 | 0 | _ | |
| 0FF33H | Pull-up resistor option register 3 | PU3 | | | 0 | 0 | _ | |
| 0FF37H | Pull-up resistor option register 7 | PU7 | | | 0 | 0 | _ | |
| 0FF38H | Pull-up resistor option register 8 | PU8 | | | 0 | 0 | _ | |
| 0FF3AH | Pull-up resistor option register 10 | PU10 | | | 0 | 0 | _ | |
| 0FF3CH | Pull-up resistor option register 12 | PU12 | | | 0 | 0 | _ | |
| 0FF40H | Clock output control register | CKS | | | 0 | 0 | _ | |
| 0FF42H | Port function control registerNote 2 | PF2 | | | 0 | 0 | _ | |
| 0FF4EH | Pull-up resistor option register | PUO | | | 0 | 0 | _ | |
| 0FF50H | 8-bit timer counter 1 | TM1 | TW1W | R | _ | 0 | 0 | 0000H |
| 0FF51H | 8-bit timer counter 2 | TM2 | | | _ | 0 | | |
| 0FF52H | Compare register 10 (8-bit timer/event counter 1) | CR10 | CR1W | R/W | | 0 | 0 | |
| 0FF53H | Compare register 20 (8-bit timer/event counter 2) | CR20 | | | _ | 0 | | |
| 0FF54H | 8-bit timer mode control register 1 | TMC1 | TMC1W | | 0 | 0 | 0 | |
| 0FF55H | 8-bit timer mode control register 2 | TMC2 |] | | 0 | 0 | | |
| 0FF56H | Prescaler mode register 1 | PRM1 | PRM1W | | 0 | 0 | 0 | |
| 0FF57H | Prescaler mode register 2 | PRM2 | | | 0 | 0 | | |
| 0FF60H | 8-bit timer counter 5 | TM5 | TM5W | R | _ | 0 | 0 | |
| 0FF61H | 8-bit timer counter 6 | TM6 | | | | 0 | | |
| 0FF62H | 8-bit timer counter 7 | TM7 | TM7W | | | 0 | 0 | |
| 0FF63H | 8-bit timer counter 8 | TM8 |] | | _ | 0 | | |
| 0FF64H | Compare register 50 (8-bit timer/event counter 5) | CR50 | CR5W | R/W | | 0 | 0 | |
| 0FF65H | Compare register 60 (8-bit timer/event counter 6) | CR60 |] | | _ | 0 | | |
| 0FF66H | Compare register 70 (8-bit timer/event counter 7) | CR70 | CR7W | | - | 0 | 0 | |
| 0FF67H | Compare register 80 (8-bit timer/event counter 8) | CR80 |] | | _ | 0 | | |
| 0FF68H | 8-bit timer mode control register 5 | TMC5 | TMC5W | | 0 | 0 | 0 | |
| 0FF69H | 8-bit timer mode control register 6 | TMC6 | | | 0 | 0 | | |
| 0FF6AH | 8-bit timer mode control register 7 | TMC7 | TMC7W | | 0 | 0 | 0 | |
| 0FF6BH | 8-bit timer mode control register 8 | TMC8 | | | 0 | 0 | | |
| 0FF6CH | Prescaler mode register 5 | PRM5 | PRM5W | | 0 | 0 | 0 | |
| 0FF6DH | Prescaler mode register 6 | PRM6 | | | 0 | 0 | | |

Notes 1. These values are when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, F0000H is added to these values.

2. Only in the μ PD784216AY, 784218AY Subseries

Table 3-7. Special Function Register (SFR) List (3/5)

| Address | Name of Special Function Register (SFR) | Sy | Symbol | | Bit Ma | nipulatio | n Unit | After Reset |
|---------|---|-------|--------|-----|--------|-----------|---------|-------------|
| Note 1 | | | | | 1 Bit | 8 Bits | 16 Bits | |
| 0FF6EH | Prescaler mode register 7 | PRM7 | PRM7W | R/W | 0 | 0 | 0 | 0000H |
| 0FF6FH | Prescaler mode register 8 | PRM8 | | | 0 | 0 | | |
| 0FF70H | Asynchronous serial interface mode register 1 | ASIM1 | | | 0 | 0 | _ | 00H |
| 0FF71H | Asynchronous serial interface mode register 2 | ASIM2 | | | 0 | 0 | _ | |
| 0FF72H | Asynchronous serial interface status register 1 | ASIS1 | | R | 0 | 0 | _ | |
| 0FF73H | Asynchronous serial interface status register 2 | ASIS2 | | | 0 | 0 | _ | |
| 0FF74H | Transmission shift register 1 | TXS1 | | W | _ | 0 | _ | FFH |
| | Reception buffer register 1 | RXB1 | | R | _ | 0 | _ | |
| 0FF75H | Transmission shift register 2 | TXS2 | | W | _ | 0 | _ | |
| | Reception buffer register 2 | RXB2 | | R | _ | 0 | _ | |
| 0FF76H | Baud rate generator control register 1 | BRGC1 | | R/W | 0 | 0 | _ | 00H |
| 0FF77H | Baud rate generator control register 2 | BRGC2 | | | 0 | 0 | _ | |
| 0FF7AH | Oscillation mode selection register | СС | | | 0 | 0 | _ | |
| 0FF80H | A/D converter mode register | ADM | | | 0 | 0 | _ | |
| 0FF81H | A/D converter input selection register | ADIS | | | 0 | 0 | _ | |
| 0FF83H | A/D conversion result register | ADCR | | R | _ | 0 | _ | Undefined |
| 0FF84H | D/A conversion value setting register 0 | DACS0 | | R/W | 0 | 0 | _ | 00H |
| 0FF85H | D/A conversion value setting register 1 | DACS1 | | | 0 | 0 | _ | |
| 0FF86H | D/A converter mode register 0 | DAM0 | | | 0 | 0 | _ | |
| 0FF87H | D/A converter mode register 1 | DAM1 | | | 0 | 0 | _ | |
| 0FF88H | ROM correction control register | CORC | | | 0 | 0 | _ | |
| 0FF89H | ROM correction address pointer H | CORAH | | | _ | 0 | _ | |
| 0FF8AH | ROM correction address pointer L | CORAL | | | _ | _ | 0 | 0000H |
| 0FF8BH | | | | | | | | |
| 0FF8CH | External bus type selection register | EBTS | | | 0 | 0 | _ | 00H |
| 0FF8DH | External access status enable register | EXAE | | | 0 | 0 | _ | |
| 0FF90H | Serial operating mode register 0 | CSIM0 | | | 0 | 0 | _ | |
| 0FF91H | Serial operating mode register 1 | CSIM1 | | | 0 | 0 | | |
| 0FF92H | Serial operating mode register 2 | CSIM2 | | | 0 | 0 | _ | |
| 0FF94H | Serial I/O shift register 0 | SIO0 | | | _ | 0 | _ | |
| 0FF95H | Serial I/O shift register 1 | SIO1 | | | _ | 0 | _ | |
| 0FF96H | Serial I/O shift register 2 | SIO2 | | | _ | 0 | | |
| 0FF98H | Real-time output buffer register L | RTBL | | | _ | 0 | | |
| 0FF99H | Real-time output buffer register H | RTBH | | | _ | 0 | _ | |

Note These values are when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, F0000H is added to these values.

Table 3-7. Special Function Register (SFR) List (4/5)

| Address | Name of Special Function Register (SFR) | Symbol | | R/W | Bit Ma | nipulatio | on Unit | After Reset |
|---------------------|---|--------|-----|-----|--------|-----------|---------|-------------|
| Note 1 | | | | | 1 Bit | 8 Bits | 16 Bits | |
| 0FF9AH | Real-time output port mode register | RTPM | | R/W | 0 | 0 | _ | 00H |
| 0FF9BH | Real-time output port control register | RTPC | | | 0 | 0 | _ | |
| 0FF9CH | Watch timer mode control register | WTM | | | 0 | 0 | _ | |
| 0FFA0H | External interrupt rising edge enable register | EGP0 | | | 0 | 0 | _ | |
| 0FFA2H | External interrupt falling edge enable register | EGN0 | | | 0 | 0 | _ | |
| 0FFA8H | In-service priority register | ISPR | | R | 0 | 0 | _ | |
| 0FFA9H | Interrupt selection control register | SNMI | | R/W | 0 | 0 | _ | |
| 0FFAAH | Interrupt mode control register | IMC | | | 0 | 0 | _ | 80H |
| 0FFACH | Interrupt mask flag register 0L | MK0L | MK0 | | 0 | 0 | 0 | FFFFH |
| 0FFADH | Interrupt mask flag register 0H | MK0H | | | 0 | 0 | | |
| 0FFAEH | Interrupt mask flag register 1L | MK1L | MK1 | | 0 | 0 | 0 | |
| 0FFAFH | Interrupt mask flag register 1H | MK1H | | | 0 | 0 | | |
| 0FFB0H | I ² C bus control register ^{Note 2} | IICC0 | | | 0 | 0 | _ | 00H |
| 0FFB2H | Serial clock prescaler mode registerNote 2 | SPRM0 | | | 0 | 0 | _ | |
| 0FFB4H | Slave address register Note 2 | SVA0 | | | _ | 0 | _ | |
| 0FFB6H | I ² C bus status register ^{Note 2} | IICS0 | | R | 0 | 0 | _ | |
| 0FFB8H | Serial shift register Note 2 | IIC0 | | R/W | 0 | 0 | _ | |
| 0FFC0H | Standby control register | STBC | | | _ | 0 | _ | 30H |
| 0FFC2H | Watchdog timer mode register | WDM | | | _ | 0 | _ | 00H |
| 0FFC4H | Memory expansion mode register | MM | | | 0 | 0 | _ | 20H |
| 0FFC7H | Programmable wait control register 1 | PWC1 | | | 0 | 0 | _ | AAH |
| 0FFC8H | Programmable wait control register 2 | PWC2 | | W | _ | _ | 0 | AAAAH |
| 0FFCEH | Clock status register | PCS | | R | 0 | 0 | _ | 32H |
| 0FFCFH | Oscillation stabilization time specification register | OSTS | | R/W | 0 | 0 | _ | 00H |
| 0FFD0H to 0FFDFH | External SFR area | | _ | | 0 | 0 | _ | _ |
| 0FFE0H | Interrupt control register (INTWDTM) | WDTIC | | | 0 | 0 | _ | 43H |
| 0FFE1H | Interrupt control register (INTP0) | PIC0 | | | 0 | 0 | _ | |
| 0FFE2H | Interrupt control register (INTP1) | PIC1 | | | 0 | 0 | _ | |
| 0FFE3H | Interrupt control register (INTP2) | PIC2 | | | 0 | 0 | _ | |
| 0FFE4H | Interrupt control register (INTP3) | PIC3 | | | 0 | 0 | _ | |
| 0FFE5H | Interrupt control register (INTP4) | PIC4 | | | 0 | 0 | _ | |
| 0FFE6H | Interrupt control register (INTP5) | PIC5 | | | 0 | 0 | _ | |
| 0FFE7H | Interrupt control register (INTP6) | PIC6 | | | 0 | 0 | | |
| 0FFE8H | Interrupt control register (INTIIC0Note 2/INTCSI0) | CSIIC0 | | | 0 | 0 | _ | |

Notes 1. These values are when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, F0000H is added to these values.

2. Only in the μ PD784216AY, 784218AY Subseries

Table 3-7. Special Function Register (SFR) List (5/5)

| Address | Name of Special Function Register (SFR) | Symbol | R/W | Bit Manipulation Unit | | on Unit | After Reset |
|---------|--|--------|-----|-----------------------|--------|---------|-------------|
| Note 1 | | | | 1 Bit | 8 Bits | 16 Bits | |
| 0FFE9H | Interrupt control register (INTSER1) | SERIC1 | R/W | 0 | 0 | _ | 43H |
| 0FFEAH | Interrupt control register (INTSR1/INTCSI1) | SRIC1 | | 0 | 0 | _ | |
| 0FFEBH | Interrupt control register (INTST1) | STIC1 | | 0 | 0 | _ | |
| 0FFECH | Interrupt control register (INTSER2) | SERIC2 | | 0 | 0 | _ | |
| 0FFEDH | Interrupt control register (INTSR2/INTCSI2) | SRIC2 | | 0 | 0 | _ | |
| 0FFEEH | Interrupt control register (INTST2) | STIC2 | | 0 | 0 | _ | |
| 0FFEFH | Interrupt control register (INTTM3) | TMIC3 | | 0 | 0 | _ | |
| 0FFF0H | Interrupt control register (INTTM00) | TMIC00 | | 0 | 0 | _ | |
| 0FFF1H | Interrupt control register (INTTM01) | TMIC01 | | 0 | 0 | _ | |
| 0FFF2H | Interrupt control register (INTTM1) | TMIC1 | | 0 | 0 | _ | |
| 0FFF3H | Interrupt control register (INTTM2) | TMIC2 | | 0 | 0 | _ | |
| 0FFF4H | Interrupt control register (INTAD) | ADIC | | 0 | 0 | _ | |
| 0FFF5H | Interrupt control register (INTTM5) | TMIC5 | | 0 | 0 | _ | |
| 0FFF6H | Interrupt control register (INTTM6) | TMIC6 | | 0 | 0 | _ | |
| 0FFF7H | Interrupt control register (INTTM7) | TMIC7 | | 0 | 0 | _ | |
| 0FFF8H | Interrupt control register (INTTM8) | TMIC8 | | 0 | 0 | _ | |
| 0FFF9H | Interrupt control register (INTWT) | WTIC | | 0 | 0 | _ | |
| 0FFFAH | Interrupt control register (INTKR) | KRIC | | 0 | 0 | _ | |
| 0FFFCH | Internal memory size switching register Note 2 | IMS | W | _ | 0 | _ | FFH |

- **Notes 1.** These values are when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, F0000H is added to these values.
 - 2. Only in the μ PD78F4216A, 78F4218A, 78F4216AY, and 78F4218AY

3.10 Cautions

- (1) Program fetches are not possible from the internal high-speed RAM area (when executing the LOCATION 0H instruction: 0FD00H to 0FEFFH, when executing the LOCATION 0FH instruction: FFD00H to FFEFFH)
- (2) Special function register (SFR)

Do not access an address that is allocated to an SFR in the area from 0FF00H to 0FFFHNote. If mistakenly accessed, the μ PD784218A enters the deadlock state. The deadlock state is released only by $\overline{\text{RESET}}$ input.

Note These addresses are when the LOCATION 0H instruction is executed. They are FFF00H to FFFFH when the LOCATION 0FH instruction is executed.

(3) Stack pointer (SP) operation

Although the entire 1 MB space can be accessed by stack addressing, the stack cannot be guaranteed in the SFR area and the internal ROM area.

(4) Stack pointer (SP) initialization

The SP becomes undefined when RESET is input. Even after a reset is cleared, non-maskable interrupts can be accepted. Therefore, the SP enters an undefined state immediately after clearing the reset. When a non-maskable interrupt request is generated, unexpected operations sometimes occur. To minimize these dangers, always describe the following in the program immediately after clearing a reset.

RSTVCT CSEG AT 0

DW RSTSTRT

÷

INITSEG CSEG BASE

RSTSTRT: LOCATION 0H; or LOCATION 0FH

MOVG SP, #STKBGN

CHAPTER 4 CLOCK GENERATOR

4.1 Functions

The clock generator generates the clock to be supplied to the CPU and peripheral hardware. The following two types of system clock oscillators are available.

(1) Main system clock oscillator

This circuit oscillates at a frequency of 2 to 12.5 MHz. Oscillation can be stopped by setting the standby control register (STBC) to STOP mode (bit 1 (STP) = 1, bit 0 (HLT) = 0) or by stopping the main system clock (bit 2 of STBC (MCK) = 1) after switching to the subsystem clock.

(2) Subsystem clock oscillator

This circuit oscillates at the frequency of 32.768 kHz. Oscillation cannot be stopped. If the subsystem clock oscillator is not used, not using the internal feedback resistance can be set by STBC. This enables the power consumption to be decreased in the STOP mode.

4.2 Configuration

The clock generator consists of the following hardware.

Table 4-1. Clock Generator Configuration

| Item | Configuration |
|------------------|---|
| Control register | Standby control register (STBC) Oscillation mode selection register (CC) Clock status register (PCS) Oscillation stabilization time specification register (OSTS) |
| Oscillator | Main system clock oscillator Subsystem clock oscillator |

XT1 O Watch timer, Subsystem fxT clock output clock function XT2 O oscillator Prescaler Main X1 O-Selector Clock to IDLE system Prescaler peripheral controller clock fxx X2 O hardware oscillator $\underline{\mathsf{fxx}}$ $\frac{fxx}{2^2}$ $\frac{fxx}{2^3}$ STOP and bit 2 (MCK) of STOP IDLE Selector STBC = 1 when the subsystem CPU clock HALT clock is selected as CPU clock (fcpu) controlle controller Note Internal system clock (fclk)

Figure 4-1. Block Diagram of Clock Generator

Note The oscillation stabilization time is secured after STOP mode is released.

4.3 Control Registers

(1) Standby control register (STBC)

This register is used to set the standby mode and select internal system clock. For the details of the standby mode, refer to **CHAPTER 25 STANDBY FUNCTION**.

The write operation can be performed only using dedicated instructions to avoid entering into the standby mode due to an inadvertent program loop. This dedicated instruction, MOV STBC, #byte, has a special code structure (4 bytes). The write operation is performed only when the OP code of the 3rd byte and 4th byte are mutual 1's complements. When the 3rd byte and 4th byte are not mutual 1's complements, the write operation is not performed and an operand error interrupt is generated. In this case, the return address saved in the stack area indicates the address of the instruction that caused an error. Therefore, the address that caused an error can be determined from the return address that is saved in the stack area.

If a return from an operand error is performed simply with the RETB instruction, an infinite loop will be caused. Because the operand error interrupt occurs only in the case of an inadvertent program loop (if MOV STBC, #byte is described, only the correct dedicated instruction is generated in NEC Electronics RA78K4 assembler), initialize the system for the program that processes an operand error interrupt.

Other write instructions such as MOV STBC, A; AND STBC, #byte; and SET1 STBC.7 are ignored and no operation is performed. In other words, neither is a write operation to STBC performed nor is an interrupt such as an operand error interrupt generated. STBC can be read out any time by means of a data transfer instruction. RESET input sets STBC to 30H.

Figure 4-2 shows the format of STBC.

Figure 4-2. Standby Control Register (STBC) Format

Address: 0FFC0H After reset: 30H R/W Symbol 7 6 5 4 3 2 0 1 STBC SBK CK2 CK1 CK0 0 MCK STP HLT

| SBK | Subsystem clock oscillation control | | | |
|-----|---|--|--|--|
| 0 | Use oscillator (Internal feedback resistor is used.) | | | |
| 1 | Stop oscillator (Internal feedback resistor is not used.) | | | |

| CK2 | CK1 | CK0 | CPU clock selection | |
|-----|-----|-----|---------------------|--|
| 0 | 0 | 0 | fxx | |
| 0 | 0 | 1 | fxx/2 | |
| 0 | 1 | 0 | fxx/4 | |
| 0 | 1 | 1 | fxx/8 | |
| 1 | 1 | 1 | fxt (recommended) | |
| 1 | × | × | fхт | |

| MCK | Main system clock oscillation control | | | |
|-----|---|--|--|--|
| 0 | Use oscillator (Internal feedback resistor is used.) | | | |
| 1 | Stop oscillator (Internal feedback resistor is not used.) | | | |

| STP | HLT | Operation specification flag | |
|-----|-----|--|--|
| 0 | 0 | Normal operation mode | |
| 0 | 1 | HALT mode (Automatically cleared upon cancellation of HALT mode) | |
| 1 | 0 | STOP mode (Automatically cleared upon cancellation of STOP mode) | |
| 1 | 1 | IDLE mode (Automatically cleared upon cancellation of IDLE mode) | |

Cautions 1. When using the STOP mode during external clock input, make sure to set to 1 the EXTC bit of the oscillation stabilization time specification register (OSTS) before setting the STOP mode. If the STOP mode is used during external clock input when the EXTC bit of OSTS has been cleared, the μ PD784218A may be damaged or its reliability may be impaired.

When setting to 1 the EXTC bit of OSTS, the clock with the opposite phase of the clock input to the X1 pin must be input to the X2 pin.

2. Perform the NOP instruction three times after a standby instruction (after standby release). Otherwise if contention arises between a standby instruction execution and an interrupt request, the standby instruction is not performed and the interrupt request is accepted after the execution of several instructions. The instructions executed before the interrupt request is accepted are instructions whose execution is started within 6 clocks maximum following execution of the standby instruction.

Example MOV STBC, #byte

NOP

NOP

NOP

•

3. When CK2 = 0, the oscillation of the main system clock does not stop even if MCK is set to 1 (refer to 4.5.1 Main system clock operations).

Remarks 1. fxx: Main system clock frequency (fx or fx/2)

fx: Main system clock oscillation frequency fxT: Subsystem clock oscillation frequency

2. ×: don't care

(2) Oscillation mode selection register (CC)

This register specifies whether clock output from the main system clock oscillator with the same frequency as the external clock is used to operate the internal circuit (through rate clock mode), or whether clock output that is half of the original frequency is used to operate the internal circuit.

CC is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CC to 00H.

Figure 4-3. Oscillation Mode Selection Register (CC) Format

| Address: 0 | FF7AH After | reset: 00H | R/W | | | | | |
|------------|-------------|------------|-----|---|---|---|---|---|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CC | ENMP | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| ENMP | Main system clock selection | | | |
|------|--|--|--|--|
| 0 | Half of original oscillation frequency | | | |
| 1 | Through rate clock mode | | | |

- Cautions 1. If the subsystem clock is selected via the standby control register (STBC), the ENMP bit specification becomes invalid.
 - 2. The ENMP bit cannot be reset by software. This bit is reset performing the system reset.

(3) Clock status register (PCS)

This register is a read-only 8-bit register that indicates the CPU clock operation status. By reading bit 2 and bits 4 to 7 of PCS, the relevant bit of the standby control register (STBC) can be read.

PCS is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PCS to 32H.

Figure 4-4. Clock Status Register (PCS) Format

Address: 0FFCEH After reset: 32H Symbol 7 6 5 4 3 2 1 0 PCS SBK CK2 CK0 MCK CST CK1 0

| SBK | Feedback resistor status of subsystem clock | | | | |
|-----|---|--|--|--|--|
| 0 | Internal feedback resistor is used. | | | | |
| 1 | Internal feedback resistor is not used. | | | | |

| CK2 | CK1 | CK0 | CPU clock operating frequency | |
|-----|-----|-----|-------------------------------|--|
| 0 | 0 | 0 | fxx | |
| 0 | 0 | 1 | fxx/2 | |
| 0 | 1 | 0 | fxx/4 | |
| 0 | 1 | 1 | fxx/8 | |
| 1 | 1 | 1 | fxt (recommended) | |
| 1 | × | × | fxт | |

| MCK | Oscillation status of main system clock | | |
|-----|---|--|--|
| 0 | Use oscillator | | |
| 1 | Stop oscillator | | |

| CST | CPU clock status | | | |
|-----|-----------------------------|--|--|--|
| 0 | Main system clock operation | | | |
| 1 | Subsystem clock operation | | | |

Caution [Timing at which bit 0 (CST) changes]

The CPU clock does not switch from the main system clock to the subsystem clock immediately after the standby control register (STBC) is set, but switches after synchronization of both clocks (main and subsystem) has been detected. Consequently, CST changes after synchronization detection. This is the same as when switching from the subsystem clock to the main system clock.

Remarks 1. fxx: Main system clock frequency

fxT: Subsystem clock oscillation frequency

2. ×: don't care

*

(4) Oscillation stabilization time specification register (OSTS)

This register specifies the operation of the oscillator. Either a crystal/ceramic resonator or external clock is set to the EXTC bit in OSTS as the clock used. The STOP mode can be set even during external clock input only when the EXTC bit is set 1.

OSTS is set by a 1-bit or 8-bit transfer instruction.

RESET input sets OSTS to 00H.

Figure 4-5. Oscillation Stabilization Time Specification Register (OSTS) Format

R/W Address: 0FFCFH After reset: 00H 0 Symbol 7 3 2 1 5 4 0 0 OSTS **EXTC** 0 0 OSTS2 OSTS1 OSTS0

| EXTC | External clock selection | | | |
|------|-----------------------------------|--|--|--|
| 0 | Crystal/ceramic resonator is used | | | |
| 1 | External clock is used | | | |

| EXTC | OSTS2 | OSTS1 | OSTS0 | Oscillation stabilization time selection |
|------|-------|-------|-------|--|
| 0 | 0 | 0 | 0 | 2 ¹⁹ /fxx (42.0 ms) |
| 0 | 0 | 0 | 1 | 2 ¹⁸ /fxx (21.0 ms) |
| 0 | 0 | 1 | 0 | 2 ¹⁷ /fxx (10.5 ms) |
| 0 | 0 | 1 | 1 | 2 ¹⁶ /fxx (5.3 ms) |
| 0 | 1 | 0 | 0 | 2 ¹⁵ /fxx (2.6 ms) |
| 0 | 1 | 0 | 1 | 2 ¹⁴ /fxx (1.3 ms) |
| 0 | 1 | 1 | 0 | 2 ¹³ /fxx (0.7 ms) |
| 0 | 1 | 1 | 1 | 2 ¹² /fxx (0.4 ms) |
| 1 | × | × | × | 512/fxx (41.0 μs) |

Cautions 1. When a crystal/ceramic resonator is used, make sure to clear the EXTC bit to 0. If the EXTC bit is set to 1, oscillation stops.

- 2. When using the STOP mode during external clock input, make sure to set the EXTC bit to 1 before setting the STOP mode. If the STOP mode is used during external clock input when the EXTC bit of OSTS has been cleared, the μ PD784218A may be damaged or its reliability may be impaired.
- 3. If the EXTC bit is set to 1 during external clock input, the opposite phase of the clock input to the X1 pin must be input to the X2 pin. If the EXTC bit is set to 1, the μ PD784218A operates only with the clock input to the X2 pin.

Remarks 1. Figures in parentheses apply to operation with fxx = 12.5 MHz.

2. x: don't care

4.4 System Clock Oscillator


4.4.1 Main system clock oscillator

The main system clock oscillator oscillates with a crystal resonator or a ceramic resonator (standard: 12.5 MHz) connected to the X1 and X2 pins.

External clocks can be input to the main system clock oscillator. In this case, input a clock signal to the X1 pin and an antiphase clock signal to the X2 pin.

Figure 4-6 shows an external circuit of the main system clock oscillator.

Figure 4-6. External Circuit of Main System Clock Oscillator




4.4.2 Subsystem clock oscillator

The subsystem clock oscillator oscillates with a crystal resonator (standard: 32.768 kHz) connected to the XT1 and XT2 pins.


External clocks can be input to the main system clock oscillator. In this case, input a clock signal to the XT1 pin and an antiphase clock signal to the XT2 pin.

Figure 4-7 shows an external circuit of the subsystem clock oscillator.

Figure 4-7. External Circuit of Subsystem Clock Oscillator



(a) Crystal oscillation



(b) External clock

- Cautions 1. When using a main system clock oscillator and a subsystem clock oscillator, carry out wiring in the broken line area in Figures 4-6 and 4-7 to prevent any effects from wiring capacities.
 - · Minimize the wiring length.
 - Do not allow wiring to intersect with other signal conductors. Do not allow wiring to come near changing high current.
 - Set the potential of the grounding position of the oscillator capacitor to that of Vss. Do not ground to any ground pattern where high current is present.
 - · Do not fetch signals from the oscillator.


Take special note of the fact that the subsystem clock oscillator is a circuit with low-level amplification so that current consumption is maintained at low levels.

Figure 4-8 shows examples of oscillators that are connected incorrectly.

Figure 4-8. Examples of Oscillator Connected Incorrectly (1/2)

(a) Wiring of connection circuits is too long


(b) Signal conductors intersect each other




Remark When using a subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.


Figure 4-8. Examples of Oscillator Connected Incorrectly (2/2)

- (c) Changing high current is too near a signal conductor
- (d) Current flows through the ground line of the oscillator (potential at points A, B, and C fluctuate)





(e) Signals are fetched



Remark When using a subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.

Cautions 2. When XT2 and X1 are wired in parallel, the cross-talk noise of X1 may increase with XT2, resulting in malfunctioning. To prevent this from occurring, it is recommended not to wire X1 and XT2 in parallel.

4.4.3 Frequency divider

The frequency divider divides the main system clock oscillator output (fxx) and generates various clocks.

4.4.4 When no subsystem clocks are used

If it is not necessary to use subsystem clocks for low power consumption operations and clock operations, connect the XT1 and XT2 pins as follows.

XT1: Connect to VssXT2: Leave open

In this state, however, some current may leak via the internal feedback resistor of the subsystem clock oscillator when the main system clock stops. To minimize leakage current, set bit 7 (SBK) of the standby control register (STBC) to 1. In this case also, connect the XT1 and XT2 pins as described above.

4.5 Clock Generator Operations

The clock generator generates the following types of clocks and controls the CPU operating mode including the standby mode.

- · Main system clock (fxx)
- Subsystem clock (fxT)
- CPU clock (fcpu)
- · Clock to peripheral hardware

The following clock generator functions and operations are determined with the standby control register (STBC) and the oscillation mode selection register (CC).

- (a) Upon generation of the RESET signal, the lowest speed mode of the main system clock (1,280 ns when operated at 12.5 MHz) is selected (STBC = 30H, CC = 00H). Main system clock oscillation stops while low level is applied to the RESET pin.
- (b) With the main system clock selected, one of the five CPU clock types (80 ns, 160 ns, 320 ns, 640 ns, 1,280 ns when operated at 12.5 MHz) can be selected by setting the STBC and CC.
- (c) With the main system clock selected, two standby modes, the STOP mode and the HALT mode, are available. To decrease current consumption in the STOP mode, the subsystem clock feedback resistor can be disconnected to stop the subsystem clock with bit 7 (SBK) of STBC, when the system does not use a subsystem clock.
- (d) STBC can be used to select the subsystem clock and to operate the system with low current consumption (30.5 μ s when operated at 32.768 kHz).
- (e) With the subsystem clock selected, main system clock oscillation can be stopped with STBC. The HALT mode can be used. However, the STOP mode cannot be used (Subsystem clock oscillation cannot be stopped).
- (f) The main system clock is divided and supplied to the peripheral hardware. The subsystem clock is supplied to the 16-bit timer/counter, the watch timer, and clock output functions only. Thus, the 16-bit timer/counter (when watch timer output is selected for count clock during operation with a subsystem clock), the watch function, and the clock output function can also be continued in the standby state. However, since all other peripheral hardware operate with the main system clock, the peripheral hardware (except external input clock operation) also stops if the main system clock is stopped.


4.5.1 Main system clock operations

During operation with the main system clock (with bit 6 (CK2) of the standby control register (STBC) set to 0), the following operations are carried out.

- (a) Because the operation guarantee instruction execution speed depends on the power supply voltage, the instruction execution time can be changed by setting bits 4 to 6 (CK0 to CK2) of the STBC.
- (b) If bit 2 (MCK) of the STBC is set to 1 when operated with the main system clock, the main system clock oscillation does not stop. When bit 6 (CK2) of the STBC is set to 1 and the operation is switched to subsystem clock operation (CST = 1) after that, the main system clock oscillation stops (refer to **Figure 4-9**).

Figure 4-9. Main System Clock Stop Function (1/2)

(a) Operation when MCK is set after setting CK2 during main system clock operation



(b) Operation when MCK is set during main system clock operation





Figure 4-9. Main System Clock Stop Function (2/2)

(c) Operation when CK2 is set after setting MCK during main system clock operation



4.5.2 Subsystem clock operations

When operated with the subsystem clock (with bit 6 (CK2) of the standby control register (STBC) set to 1), the following operations are carried out.

- (a) The instruction execution time remains constant (minimum instruction execution time: 61 μ s when operated at 32.768 kHz) irrespective of the setting of bits 4 and 5 (CK0 and CK1) of the STBC.
- (b) Watchdog timer continues opeating.

Caution Do not set the STOP mode while the subsystem clock is operating.

4.6 Changing System Clock and CPU Clock Settings

CPU clock

when operated at 12.5 MHz).

The system clock and CPU clock can be switched by means of bits 4 to 6 (CK0 to CK2) of the standby control register (STBC).

Whether the system is operating on the main system clock or the subsystem clock can be determined by the value of bit 0 (CST) of the clock status register (PCS).

This section describes the switching procedure between the system clock and the CPU clock.

Minimum

operation

Internal reset operation

speed

RESET
Interrupt request signal

System clock | fxx | fxx | fxx | fxx |

Maximum speed

operation

Wait (@84.0-ms: 12.5-MHz operation)

Subsystem clock

operation

Maximum speed

operation

Figure 4-10. System Clock and CPU Clock Switching

- (1) The CPU is reset by setting the RESET signal to low level after power-on. After that, when reset is released by setting the RESET signal to high level, the main system clock starts oscillating. At this time, the oscillation stabilization time (2²⁰/fx) is secured automatically.
 After that, the CPU starts executing the instruction at the minimum speed of the main system clock (1,280 ns
- (2) After the lapse of a sufficient time for the VDD voltage to increase to enable operation at maximum speed, the STBC and CC are rewritten and maximum-speed operation is carried out.
- (3) Upon detection of a decrease in the VDD voltage due to an interrupt, the main system clock is switched to the subsystem clock (which must be in a stable oscillation state).
- (4) Upon detection of VDD voltage reset due to an interrupt, 0 is set to STBC bit 2 (MCK) and oscillation of the main system clock is started. After the lapse of time required for stabilization of oscillation, STBC is rewritten and maximum-speed operation is resumed.

Caution When a subsystem clock is being operated while the main system clock is stopped, if switching back to the main system clock, be sure to switch after securing the oscillation stabilization time by program.

CHAPTER 5 PORT FUNCTIONS

5.1 Digital Input/Output Ports

The ports shown in Figure 5-1, which enable a variety of controls, are provided. The function of each port is described in Table 5-1. On-chip pull-up resistors can be specified for ports 0, 2 to 8, 10, and 12 by software during input.




Figure 5-1. Port Configuration

Table 5-1. Port Functions

| Port | Pin Name | Function | Specification of Software Pull-Up Resistor |
|---------|--------------|---|--|
| Port 0 | P00 to P06 | Can be specified for input or output in 1-bit units | Specifiable in 1-bit units |
| Port 1 | P10 to P17 | • Input port | _ |
| Port 2 | P20 to P27 | Can be specified for input or output in 1-bit units | Specifiable in 1-bit units |
| Port 3 | P30 to P37 | Can be specified for input or output in 1-bit units | Specifiable in 1-bit units |
| Port 4 | P40 to P47 | Can be specified for input or output in 1-bit units Can drive LED directly | Specifiable individually for each port |
| Port 5 | P50 to P57 | Can be specified for input or output in 1-bit units Can drive LED directly | Specifiable individually for each port |
| Port 6 | P60 to P67 | • Can be specified for input or output in 1-bit units | Specifiable individually for each port |
| Port 7 | P70 to P72 | Can be specified for input or output in 1-bit units | Specifiable in 1-bit units |
| Port 8 | P80 to P87 | • Can be specified for input or output in 1-bit units | Specifiable in 1-bit units |
| Port 9 | P90 to P95 | N-ch open drain I/O port Can be specified for input or output in 1-bit units Can drive LED directly | _ |
| Port 10 | P100 to P103 | Can be specified for input or output in 1-bit units | Specifiable in 1-bit units |
| Port 12 | P120 to P127 | Can be specified for input or output in 1-bit units | Specifiable in 1-bit units |
| Port 13 | P130, P131 | Can be specified for input or output in 1-bit units | _ |

5.2 Port Configuration

Ports consist of the following hardware:

Table 5-2. Port Configuration

| Item | Configuration |
|------------------|---|
| Control register | Port mode register (PMm: m = 0, 2 to 10, 12, 13) Pull-up resistor option register (PUO, PUm: m = 0, 2, 3, 7, 8, 10, 12) |
| Port | Total: 86 ports (8 inputs, 78 inputs/outputs) |
| Pull-up resistor | Total: 70 (software control) |

5.2.1 Port 0

Port 0 is a 7-bit input/output port with output latch. The P00 to P06 pins can specify the input mode/output mode in 1-bit units with the port 0 mode register. A pull-up resistor can be connected to the P00 to P06 pins via pull-up resistor option register 0, regardless of whether the input mode or output mode is specified.

Port 0 also supports external interrupt request input as an alternate function.

RESET input sets port 0 to the input mode.

Figure 5-2 shows the block diagram of port 0.

Caution Even though port 0 is also used as an external interrupt input, when port 0 is not used as an interrupt input pin, be sure to set interrupt disabled by using the external interrupt rising edge enable register (EGP0) and external interrupt falling edge enable register (EGN0) or setting the interrupt enable flag (PMKn: n = 0 to 5) to 1. Otherwise, the interrupt request flag is set and unintentional interrupt servicing may be executed when specifying ports in output mode and thus changing the output level.

WRPU
PU00 to PU06

Alternate function
Selector
WRPORT
Output latch
(P00 to P06)
PO0/INTP0,
P01/INTP1,
P02/INTP2/NMI to
P06/INTP6

Figure 5-2. Block Diagram of P00 to P06

PU: Pull-up resistor option register

PM: Port mode register RD: Port 0 read signal WR: Port 0 write signal


5.2.2 Port 1

This is an 8-bit input-only port with no on-chip pull-up resistor.

Port 1 supports A/D converter analog input as an alternate function.

Figure 5-3 shows a block diagram of port 1.

Figure 5-3. Block Diagram of P10 to P17



RD: Port 1 read signal

5.2.3 Port 2

Port 2 is an 8-bit input/output port with output latch. P20 to P27 pins can specify the input mode/output mode in 1-bit units with the port 2 mode register. A pull-up resistor can be connected to the P20 to P27 pins via pull-up resistor option register 2, regardless of whether the input mode or output mode is specified.

The P25 and P27 pins can be specified as N-ch open-drain with a port function control register (only μ PD784216AY, 784218AY Subseries).

Port 2 supports serial interface data input/output, clock input/output, clock output, and buzzer output as alternate functions.

RESET input sets port 2 to the input mode.

Figures 5-4 to 5-7 show block diagrams of port 2.

WRPU
PU20, PU22
Alternate function
Selector
WRPORT
Output latch
(P20, P22)
PM20, PM22

PM20, PM22

Figure 5-4. Block Diagram of P20 and P22

PU: Pull-up resistor option register

PM: Port mode register
RD: Port 2 read signal
WR: Port 2 write signal




Figure 5-5. Block Diagram of P21, P23, P24, and P26

PU: Pull-up resistor option register

PM: Port mode register
RD: Port 2 read signal
WR: Port 2 write signal

WRpu PU25 Alternate function RD Selector Internal bus WRPF V_{DD} PF25 WRPORT Output latch (P25) P25/SI0/SDA0Note WR_{PM} ■ N-ch PM25

Figure 5-6. Block Diagram of P25

Note The SDA0 pin applies only to the μ PD784216AY, 784218AY Subseries.

PU: Pull-up resistor option register PF: Port function control register

PM: Port mode register
RD: Port 2 read signal
WR: Port 2 write signal

 $V_{\text{DD}} \\$ WRpu PU27 RD Alternate function Selector Internal bus WR_{PF} V_{DD} PF27 WRPORT Output latch (P27) P27/SCK0/SCL0Note WR_{PM} PM27 Alternate function

Figure 5-7. Block Diagram of P27

Note The SCL0 pin applies only to the μ PD784216AY, 784218AY Subseries.

PU: Pull-up resistor option register
PF: Port function control register

PM: Port mode register RD: Port 2 read signal WR: Port 2 write signal

5.2.4 Port 3


Port 3 is an 8-bit input/output port with output latch. The P30 to P37 pins can specify the input mode/output mode in 1-bit units with the port 3 mode register. A pull-up resistor can be connected to the P30 to P37 pins via pull-up resistor option register 3, regardless of whether the input mode or output mode is specified.

Port 3 supports timer input/output and external access status output as alternate functions.

RESET input sets port 3 to the input mode.

Figures 5-8 and 5-9 show block diagrams of port 3.

Figure 5-8. Block Diagram of P30 to P32 and P37



PU: Pull-up resistor option register

PM: Port mode register RD: Port 3 read signal WR: Port 3 write signal

 $V_{\text{DD}} \\$ WRpu PU33 to PU36 RD Alternate function Selector Internal bus WRPORT P33/TI1, Output latch P34/TI2, (P33 to P36) P35/TI00, P36/TI01 **WR**PM PM33 to PM36

Figure 5-9. Block Diagram of P33 to P36

PU: Pull-up resistor option register

PM: Port mode register
RD: Port 3 read signal
WR: Port 3 write signal

5.2.5 Port 4

Port 4 is an 8-bit input/output port with output latch. The P40 to P47 pins can specify the input mode/output mode in 1-bit units with the port 4 mode register. When the P40 to P47 pins are used as input ports, a pull-up resistor can be connected to them in 8-bit units with bit 4 (PUO4) of the pull-up resistor option register.

Port 4 can drive LED directly.

Port 4 supports the address/data bus function in the external memory expansion mode as an alternate function. RESET input sets port 4 to the input mode.

Figure 5-10 shows a block diagram of port 4.

WRpu PUO4 WRpu V_{DD} MM0 to MM3 WRPU PM40 to P47 WRpu Internal data bus WR_{PU} P40/AD0 to P47/AD7 Output latch (P40 to P47) RD_{P4} /O controller External access data Internal address bus

Figure 5-10. Block Diagram of P40 to P47

PUO: Pull-up resistor option register

PM: Port mode register
RD: Port 4 read signal
WR: Port 4 write signal

5.2.6 Port 5

Port 5 is an 8-bit input/output port with output latch. The P50 to P57 pins can specify the input mode/output mode in 1-bit units with the port 5 mode register. When the P50 to P57 pins are used as input ports, a pull-up resistor can be connected to them in 8-bit units with bit 5 (PUO5) of the pull-up resistor option register.


Port 5 can drive LEDs directly.

Port 5 supports the address bus function in the external memory expansion mode as an alternate function.

RESET input sets port 5 to the input mode.

Figure 5-11 shows a block diagram of port 5.

Figure 5-11. Block Diagram of P50 to P57



PUO: Pull-up resistor option register

PM: Port mode register
RD: Port 5 read signal
WR: Port 5 write signal

MM0 to MM3: Bits 0 to 3 of the memory expansion mode register (MM)

5.2.7 Port 6

Port 6 is an 8-bit input/output port with output latch. The P60 to P67 pins can specify the input mode/output mode in 1-bit units with the port 6 mode register.

When pins P60 to P67 are used as input ports, a pull-up resistor can be connected to them in 8-bit units with bit 6 (PUO6) of the pull-up resistor option register.

Port 6 supports the address bus function and the control signal output function in external memory expansion mode as alternate functions.

RESET input sets port 6 to the input mode.

Figures 5-12 to 5-14 show block diagrams of port 6.

WRPUO PUO₆ RD_{PU0} V_{DD} MM0 to MM3 WR_{PM6} PM60 to PM63 RD_{РМ6} Internal data bus WR_{P6} P60/A16 to P63/A19 Output latch (P60 to P63) RD_{P6} /O controller Internal address bus

Figure 5-12. Block Diagram of P60 to P63

PUO: Pull-up resistor option register

PM: Port mode register
RD: Port 5 read signal
WR: Port 5 write signal

MM0 to MM3: Bits 0 to 3 of the memory expansion mode register (MM)




Figure 5-13. Block Diagram of P64, P65, and P67

PUO: Pull-up resistor option register

PM: Port mode register
RD: Port 6 read signal
WR: Port 6 write signal

WR_{PU0} PUO6 RD_{PU0} WR_{PM6} PM66 RD_{PM6} External wait mode Internal bus WR_{P6} Output latch (P66) P66/WAIT RD_{P6} Wait input

Figure 5-14. Block Diagram of P66

PUO: Pull-up resistor option register

PM: Port mode register
RD: Port 6 read signal
WR: Port 6 write signal

5.2.8 Port 7


This is a 3-bit input/output port with output latch. Input mode/output mode can be specified in 1-bit units with the port 7 mode register. A pull-up resistor can be connected to the P70 to P72 pins via pull-up resistor option register 7, regardless of whether the input mode or output mode is specified.

Port 7 supports serial interface data input/output and clock input/output as alternate functions.

RESET input sets port 7 to the input mode.

Figures 5-15 to 5-17 show block diagrams of port 7.

Figure 5-15. Block Diagram of P70



PU: Pull-up resistor option register

PM: Port mode register RD: Port 7 read signal WR: Port 7 write signal

WRPORT
Output latch
(P71)

WRPM

P-ch

P-ch

P-ch

P-ch

P-ch

Alternate function

Figure 5-16. Block Diagram of P71

PU: Pull-up resistor option register

PM: Port mode register RD: Port 7 read signal WR: Port 7 write signal

WRPU
PU72
Alternate function
Selector
WRPORT
Output latch
(P72)
WRPM
PM72

PP-ch
Alternate function
P72/SCK2/
ASCK2

Figure 5-17. Block Diagram of P72

PU: Pull-up resistor option register

PM: Port mode register
RD: Port 7 read signal
WR: Port 7 write signal

5.2.9 Port 8

This is an 8-bit input/output port with output latch. The P80 to P87 pins can be specified to input mode/output mode in 1-bit units with the port 8 mode register. A pull-up resistor can be connected to the P80 to P87 pins via pull-up resistor option register 8, regardless of whether the input mode or output mode is specified.


Interrupt control flag (KRIF) can be set to 1 with falling edge detection (key return interrupt).

Port 8 supports the address bus function in external memory expansion mode as an alternate function.

RESET input sets port 8 to the input mode.

Figure 5-18 shows a block diagram of port 8.


Figure 5-18. Block Diagram of P80 to P87



PU: Pull-up resistor option register

PM: Port mode register RD: Port 8 read signal WR: Port 8 write signal

Figure 5-19. Block Diagram of Falling Edge Detection Circuit



5.2.10 Port 9

This is a 6-bit input/output port with output latch. The input/output mode can be specified for the P90 to P95 pins in 1-bit units with the port 9 mode register.

Port 9 is a N-ch open drain medium-voltage I/O port.


Port 9 does not include a pull-up resistor.

Port 9 can drive LEDs directly.

RESET input sets port 9 to the input mode.

Figure 5-20 shows a block diagram of port 9.

Figure 5-20. Block Diagram of P90 to P95



PM: Port mode register

RD: Port 9 read signal

WR: Port 9 write signal

5.2.11 Port 10


This is a 4-bit input/output port with output latch. The input mode/output mode can be specified in 1-bit units for the P100 to P103 pins with the port 10 mode register. A pull-up resistor can be connected to the P100 to P103 pins via pull-up resistor option register 10, regardless of whether the input mode or output mode is specified.

Port 10 supports timer input/output as an alternate function.

RESET input sets port 10 to the input mode.

Figure 5-21 shows a block diagram of port 10.

Figure 5-21. Block Diagram of P100 to P103



PU: Pull-up resistor option register

PM: Port mode register RD: Port 10 read signal WR: Port 10 write signal

5.2.12 Port 12


This is an 8-bit input/output port with output latch. Input mode/output mode can be specified in 1-bit units with the port 12 mode register. A pull-up resistor can be connected to the P120 to P127 pins via pull-up resistor option register 12, regardless of whether the input mode or output mode is specified.

Port 12 supports the real-time output function as an alternate function.

RESET input sets port 12 to the input mode.

Figure 5-22 shows a block diagram of port 12.

Figure 5-22. Block Diagram of P120 to P127



PU: Pull-up resistor option register

PM: Port mode register RD: Port 12 read signal WR: Port 12 write signal

5.2.13 Port 13

This is a 2-bit input/output port with output latch. The input mode/output mode can be specified in 1-bit units with the port 13 mode register. Port 13 does not include a pull-up resistor.

Port 13 supports D/A converter analog output as an alternate function.


RESET input sets port 13 to the input mode.

Figure 5-23 shows a block diagram of port 13.

Caution When only either one of the D/A converter channels is used with AVREF1 < VDD, the other pins that are not used as analog outputs must be set as follows:

- Set the port mode register (PM13x) to 1 (input mode) and connect the pin to Vss.
- Set the port mode register (PM13×) to 0 (output mode) and the output latch to 0 to output low level from the pin.

Figure 5-23. Block Diagram of P130 and P131



PM: Port mode register
RD: Port 13 read signal
WR: Port 13 write signal

5.3 Control Registers

The following three types of registers control the ports.

- Port mode registers (PM0, PM2 to PM10, PM12, PM13)
- Pull-up resistor option registers (PU0, PU2, PU3, PU7, PU8, PU10, PU12, PU0)
- Port function control register (PF2)^{Note}

Note Applies only to the μ PD784216AY, 784218AY Subseries.

(1) Port mode registers (PM0, PM2 to PM10, PM12, PM13)

These registers are used to set port input/output in 1-bit units.

PM0, PM2 to PM10, PM12, and PM13 are set with a 1-bit or 8-bit memory manipulation instruction, respectively. RESET input sets port mode registers to FFH.

When port pins are used as alternate function pins, set the port mode registers and output latches according to Table 5-3.

Caution

Even though port 0 is also used as an external interrupt input, when port 0 is not used as an interrupt input pin, be sure to set interrupt disabled by using the external interrupt rising edge enable register (EGP0) and external interrupt falling edge enable register (EGN0) or setting the interrupt enable flag (PMKn: n = 0 to 5) to 1. Otherwise, the interrupt request flag is set and unintentional interrupt servicing may be executed when specifying ports in output mode and thus changing the output level.

Table 5-3. Port Mode Register and Output Latch Settings When Using Alternate Functions

| Pin Name | Alternate Fu | nction | PM×× | Pxx | Pin Name | Alternate Fu | nction | PM×× | Pxx | |
|------------------|------------------------|--------|------|-----|-------------------|--------------|--------|----------|-------|--|
| | Name | I/O | | | | Name | I/O | | | |
| P00, P01 | INTP0, INTP1 | Input | 1 | × | P35, P36 | TI00, TI01 | Input | 1 | 1 × | |
| P02 | INTP2/NMI | Input | 1 | × | P37 | EXA | Output | 0 | 0 | |
| P03 to P06 | INTP3 to INTP6 | Input | 1 | × | P40 to P47 | AD0 to AD7 | I/O | ×No | ote 2 | |
| P10 to P17Note 1 | ANI0 to ANI7 | Input | _ | _ | P50 to P57 | A8 to A15 | Output | ×No | ote 2 | |
| P20 | RxD1/SI1 | Input | 1 | × | P60 to P63 | A16 to A19 | Output | ×No | ote 2 | |
| P21 | TxD1/SO1 | Output | 0 | 0 | P64 | RD | Output | ×No | ote 2 | |
| P22 | ASCK1 | Input | 1 | × | P65 | WR | Output | ×No | ote 2 | |
| | SCK1 | Input | 1 | × | P66 | WAIT | Input | ×No | ote 2 | |
| | | Output | 0 | 0 | P67 | ASTB | Output | × Note 2 | | |
| P23 | PCL | Output | 0 | 0 | P70 | RxD2/SI2 | Input | 1 | × | |
| P24 | BUZ | Output | 0 | 0 | P71 | TxD2/SO2 | Output | 0 | 0 | |
| P25 | SI0 | Input | 1 | × | P72 | ASCK2 | Input | 1 | × | |
| | SDA0 ^{Note 4} | I/O | 0 | 0 |] | SCK2 | Input | 1 | × | |
| P26 | SO0 | Output | 0 | 0 | | | Output | 0 | 0 | |
| P27 | SCK0 | Input | 1 | × | P80 to P87 | A0 to A7 | Output | × Note 3 | | |
| | | Output | 0 | 0 | P100 to P103 | TI5 to TI8 | Input | 1 | × | |
| | SCL0 ^{Note 4} | I/O | 0 | 0 | 1 | TO5 to TO8 | Output | 0 | 0 | |
| P30 to 32 | TO0 to TO2 | Output | 0 | 0 | P120 to P127 | RTP0 to RTP7 | Output | 0 0 | | |
| P33, P34 | TI1, TI2 | Input | 1 | × | P130, P131 Note 1 | ANO0, ANO1 | Output | 1 × | | |

Notes 1. If these ports are read out when these pins are used in the alternate function mode, undefined values are read.

- 2. When the P40 to P47 pins, P50 to P57 pins, and P60 to P67 pins are used for an alternate function, set the function with the memory expansion mode register.
- **3.** When the P80 to P87 pins are used for an alternate function, set the function with the external bus type selection register.
- **4.** The SDA0 and SCL0 pins are provided only for the μ PD784216AY, 784218AY Subseries.

Cautions 1. When not using external wait in the external memory expansion mode, the P66 pin can be used as an I/O port.

2. When using the I²C bus mode, specify N-ch open-drain for the SCL0/P27 and SDA0/P25 pins by setting the port function control register (PF2).

Remark x: don't care (not necessary to set)

Not available for the port mode register and output latch

PMxx: Port mode register Pxx: Port output latch

Figure 5-24. Port Mode Register Format

| Address: 0FF20H, 0FF22H to 0FF2AH, 0FF2CH, 0FF2DH After reset: FFH R/W | | | | | | | | |
|--|------------------|---------|------------|----------------|---------------|------------------|--------|---------|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PM0 | 1 | PM06 | PM05 | PM04 | PM03 | PM02 | PM01 | PM00 |
| | | | | | | | ı | |
| PM2 | PM27 | PM26 | PM25 | PM24 | PM23 | PM22 | PM21 | PM20 |
| PM3 | PM37 | PM36 | PM35 | PM34 | PM33 | PM32 | PM31 | PM30 |
| i ivio | 1 10137 | 1 10130 | 1 10100 | 1 10104 | 1 10100 | 1 10102 | 1 WIST | 1 10130 |
| PM4 | PM47 | PM46 | PM45 | PM44 | PM43 | PM42 | PM41 | PM40 |
| ' | | | | | | | | |
| PM5 | PM57 | PM56 | PM55 | PM54 | PM53 | PM52 | PM51 | PM50 |
| DMC | DM67 | DMCC | DMCE | DMC4 | DMCO | DMCO | DMC1 | DMCO |
| PM6 | PM67 | PM66 | PM65 | PM64 | PM63 | PM62 | PM61 | PM60 |
| PM7 | 1 | 1 | 1 | 1 | 1 | PM72 | PM71 | PM70 |
| | | | | | | | | |
| PM8 | PM87 | PM86 | PM85 | PM84 | PM83 | PM82 | PM81 | PM80 |
| B | | | 51465 | D. LO. | Direc | D1400 | D140/ | |
| PM9 | 1 | 1 | PM95 | PM94 | PM93 | PM92 | PM91 | PM90 |
| PM10 | 1 | 1 | 1 | 1 | PM103 | PM102 | PM101 | PM100 |
| | | | | | | | | |
| PM12 | PM127 | PM126 | PM125 | PM124 | PM123 | PM122 | PM121 | PM120 |
| | _ | | | | | | | |
| PM13 | 1 | 1 | 1 | 1 | 1 | 1 | PM131 | PM130 |
| | | PMxn | | Px | n pin I/O mod | de specification | on | |
| | | | | | = 0: n = 0 to | • | | |
| | | | | x | = 2 to 6, 8, | 12: n = 0 to 7 | • | |
| | | | | x | = 7: n = 0 to | 2 | | |
| | | | | x | = 9: n = 0 to | 5 | | |
| | | | | x | = 10: n = 0 t | o 3 | | |
| | x = 13: n = 0, 1 | | | | | | | |
| | | 0 | Output mod | le (output buf | fer ON) | | | |
| | | 1 | Input mode | (output buffe | er OFF) | | | |

(2) Pull-up resistor option registers (PU0, PU2, PU3, PU7, PU8, PU10, PU12, PU0)

These registers are used to set whether to use an internal pull-up resistor at each port or not in 1-bit or 8-bit units. PUn (n = 0, 2, 3, 7, 8, 10, 12) can specify the pull-up resistor connection of each port pin. PUO can specify the pull-up resistor connection of ports 4, 5, and 6. Pull-up resistors are connected irrespective of whether an alternate function is used.

These registers are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets these registers to 00H.

Cautions 1. Ports 1, 9, and 13 do not incorporate a pull-up resistor.

- 2. Ports 4, 5, 6, and 8 can connect a pull-up resistor during external memory expansion mode.
- 3. The pull-up resistor of ports 0, 2, 3, 7, 8, 10, and 12 is not disconnected even if these ports are set in the output mode. To use these ports in the output mode, it is recommended to clear the corresponding pull-up resistor option register to 0.

Figure 5-25. Pull-Up Resistor Option Register Format

Address: 0FF30H, 0FF32H, 0FF33H, 0FF37H, 0FF38H, 0FF3AH, 0FF3CH After reset: 00H R/W Symbol <7> <6> <5> <4> <3> <2> <1> <0> PU0 0 PU06 PU05 PU04 PU03 PU02 PU01 PU00 PU2 PU27 PU26 PU25 PU24 PU23 PU22 PU21 PU20 PU3 PU37 PU36 PU35 PU34 PU33 PU32 PU31 PU30 PU7 PU72 PU71 PU70 0 0 0 0 0 PU8 PU87 PU86 PU85 PU84 PU83 PU82 PU81 PU80 PU10 0 0 0 0 PU103 PU102 PU101 PU100 PU12 PU127 PU126 PU122 PU121 PU125 PU124 PU123 PU120 PUxn Pxn pin pull-up resistor specification x = 0: n = 0 to 6 x = 2, 3, 8, 12: n = 0 to 7x = 7: n = 0 to 2 x = 10: n = 0 to 30 No pull-up resistor connection 1 Pull-up resistor connection

Address: 0FF4EH After reset: 00H R/W Symbol <6> <5> <4> 3 2 0 PUO 0 PUO6 PUO₅ PUO4 0 0 0 0

| PUOn | Port n pull-up resistor specification (n = 4 to 6) | | | | |
|------|--|--|--|--|--|
| 0 | No pull-up resistor connection | | | | |
| 1 | Pull-up resistor connection | | | | |

Caution Connecting pull-up resistors unnecessarily may increase the current consumption or latch up other devices, so specify a mode whereby pull-up resistors are only connected to the required parts. If required and not-required parts exist together, externally connect pull-up resistors to the required parts and set to the mode that specifies not to connect on-chip pull-up resistors.

(3) Port function control register (PF2)

This register specifies N-ch open-drain for pins P25 and P27.

PF2 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PF2 to 00H.

Caution Only the μ PD784216AY, 784218AY Subseries incorporates PF2. When using the I²C bus mode (serial interface), make sure to specify N-ch open-drain for the P25 and P27 pins.

Figure 5-26. Port Function Control Register (PF2) Format

Address: 0FF42H After reset: 00H R/W 5 Symbol 7 6 2 4 3 1 0 PF2 PF27 PF25 0 0 0 0 0 0

| PF2n | P2n pin N-ch open-drain specification (n = 5, 7) | | | | |
|------|--|--|--|--|--|
| 0 | Don't set N-ch open-drain | | | | |
| 1 | Set N-ch open-drain | | | | |

5.4 Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

5.4.1 Writing to input/output port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.

Once data is written to the output latch, it is retained until data is written to the output latch again.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is OFF, the pin status does not change.

Once data is written to the output latch, it is retained until data is written to the output latch again.

Caution

In the case of 1-bit memory manipulation instructions, although a single bit is manipulated, the port is accessed in 8-bit units. Therefore, on a port with a mixture of input and output pins, the output latch contents for pins specified as input are undefined except for the manipulated bit.

5.4.2 Reading from input/output port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

5.4.3 Operations on input/output port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

(2) Input mode

The output latch contents are undefined, but since the output buffer is OFF, the pin status does not change.

Caution

In the case of 1-bit memory manipulation instructions, although a single bit is manipulated, the port is accessed in 8-bit units. Therefore, on a port with a mixture of input and output pins, the output latch contents for pins specified as input are undefined, except for the manipulated bit.

CHAPTER 6 REAL-TIME OUTPUT FUNCTIONS

6.1 Functions

The real-time output function transfers preset data in the real-time output buffer register to the output latch by hardware synchronized to the generation of a timer interrupt or an external interrupt and outputs it off the chip. Also, the pins for output off the chip are called the real-time output port.

Since jitter-free signals can be output by using the real-time output port, the operation is optimized for the control of stepping motors, for example.

The port mode or real-time output mode is bit selectable.

6.2 Configuration

The real-time output port consists of the following hardware.

Table 6-1. Real-Time Output Port Configuration

| Item | Configuration |
|------------------|--|
| Register | Real-time output buffer registers (RTBL, RTBH) |
| Control register | Real-time output port mode register (RTPM) Real-time output port control register (RTPC) |




Figure 6-1. Block Diagram of Real-Time Output Port

Real-time output buffer registers (RTBL, RTBH)

These 4-bit registers save the output data beforehand. RTBL and RTBH are mapped to independent addresses in the special function register (SFR) as shown in Figure 6-2.

When the 4 bits \times 2 channels operating mode is specified, RTBL and RTBH can be independently set with data. In addition, if the address of either RTBL or RTBH is specified, the data in both registers can be read in a batch. When the 8 bits \times 1 channel operating mode is specified, writing 8-bit data to either RTBL or RTBH can set data in each register. In addition, if the address of either RTBL or RTBH is specified, the data in both registers can be read in a batch.

Table 6-2 lists the operations for manipulating RTBL and RTBH.

Figure 6-2. Real-Time Output Buffer Register Configuration




Table 6-2. Operations for Manipulating Real-Time Output Buffer Registers

| Operating Mode | Manipulated Register | Reading ^{Note 1} | | WritingNote 2 | |
|---------------------|----------------------|---------------------------|--------------|---------------|--------------|
| | | Higher 4 bits | Lower 4 bits | Higher 4 bits | Lower 4 bits |
| 4 bits × 2 channels | RTBL | RTBH | RTBL | Invalid | RTBL |
| | RTBH | RTBH | RTBL | RTBH | Invalid |
| 8 bits × 1 channel | RTBL | RTBH | RTBL | RTBH | RTBL |
| | RTBH | RTBH | RTBL | RTBH | RTBL |

- **Notes 1.** Only the bits specified in the real-time output port mode can be read. When the bits set in the port mode are read, zeros are read.
 - 2. After setting the real-time output port, set the output data in RTBL and RTBH until the real-time output trigger is generated.

6.3 Control Registers

The real-time output port is controlled by the following two registers.

- Real-time output port mode register (RTPM)
- Real-time output port control register (RTPC)

(1) Real-time output port mode register (RTPM)

This register sets the real-time output port mode and port mode selections in 1-bit units.

RTPM is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets RTPM to 00H.

Figure 6-3. Real-Time Output Port Mode Register (RTPM) Format

| Address: 0FF9AH After reset: 00H | | | R/W | | | | | |
|----------------------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RTPM | RTPM7 | RTPM6 | RTPM5 | RTPM4 | RTPM3 | RTPM2 | RTPM1 | RTPM0 |

| RTPMm | Real-time output port selection (m = 0 to 7) | | | | |
|-------|--|--|--|--|--|
| 0 | Port mode | | | | |
| 1 | Real-time output port mode | | | | |

Caution When used as a real-time output port, set the port for real-time output in the output mode.

(2) Real-time output port control register (RTPC)

This register sets the operating mode and output trigger of the real-time output port.

Table 6-3 shows the relationships between the operating modes and output triggers of the real-time output port. RTPC is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets RTPC to 00H.

Figure 6-4. Real-Time Output Port Control Register (RTPC) Format

Address: 0FF9BH After reset: 00H R/W Symbol <7> 6 <5> <4> 3 2 0 RTPC **RTPOE** 0 **BYTE EXTR** 0 0 0 0

| RTPOE | Real-time output port operation control | | | | | |
|-------|---|--|--|--|--|--|
| 0 | Operation disabled | | | | | |
| 1 | Operation enabled ^{Note} | | | | | |

| BYTE | Real-time output port operating mode | | | | | |
|------|--------------------------------------|--|--|--|--|--|
| 0 | 4 bits × 2 channels | | | | | |
| 1 | 8 bits × 1 channel | | | | | |

| EXTR | Real-time output control by INTP2 | | | | | |
|------|--|--|--|--|--|--|
| 0 | INTP2 is not the real-time output trigger. | | | | | |
| 1 | INTP2 is the real-time output trigger. | | | | | |

Note When real-time output operation is enabled (RTPOE = 1), the values of the real-time output buffer registers (RTBH and RTBL) are transferred into the output latch of the real-time output port.

Caution When INTP2 is specified as an output trigger, specify the valid edge using the external interrupt rising edge enable register (EGP0) and external interrupt falling edge enable register (EGN0).

Table 6-3. Operating Modes and Output Triggers of Real-Time Output Port

| BYTE | EXTR | Operating Mode | $RTBH \to Port\ Output$ | $RTBL \to Port\ Output$ |
|------|------|---------------------|-------------------------|-------------------------|
| 0 | 0 | 4 bits × 2 channels | INTTM2 | INTTM1 |
| 0 | 1 | | INTTM1 | INTP2 |
| 1 | 0 | 8 bits × 1 channel | INTTM1 | |
| 1 | 1 | | INTP2 | |


6.4 Operation

When real-time output is enabled by bit 7 (RTPOE) = 1 in the real-time output port control register (RTPC), data in the real-time output buffer registers (RTBH, RTBL) are transferred to the output latch synchronized to the generation of the selected transfer trigger (set by EXTR and BYTE^{Note}). Based on the setting of the real-time output port mode register (RTPM), only the transferred data for the bits specified in the real-time output port are output from bits RTP0 to RTP7. A port set in the port mode by RTPM can be used as a general-purpose I/O port.

Note EXTR: Bit 4 of the real-time output port control register (RTPC)

BYTE: Bit 5 of the real-time output port control register (RTPC)

Figure 6-5. Example of Operation Timing of Real-Time Output Port (EXTR = 0, BYTE = 0)



A: Software processing by INTTM2 (RTBH write)

B: Software processing by INTTM1 (RTBL write)

6.5 Usage

- (1) Disabling the real-time output operationSet bit 7 (RTPOE) = 0 in the real-time output port control register (RTPC).
- (2) Initial settings
 - · Set the output latch to 0.
 - The value that is output by real-time output operation is the result of ORing the output latches of the port and
 the real-time output port (refer to Figure 6-1 Block Diagram of Real-Time Output Port). Therefore, after
 the real-time output operation is enabled, set the port output latch to 0 until the transfer trigger is generated.
 - · Set the port in output mode.
 - · Set the real-time output buffer registers (RTBH, RTBL) to the initial value.
- (3) Enable real-time output operation.

RTPOE = 1

After the real-time output operation is enabled, the values of RTBH and RTBL are latched to the real-time output port output latch.

- (4) When the selected transfer trigger is generated, the values of RTBH and RTBL are latched to the pin, and the next output is set to RTBH and RTBL by the interrupt processing corresponding to the trigger.
- (5) Hereafter, the next real-time output values are sequentially set in the RTBH and RTBL by the interrupt processing corresponding to the selected trigger.

6.6 Cautions

For the initial setting, set bit 7 (RTPOE) in the real-time output port control register (RTPC) to 0 to disable the real-time output operation.

CHAPTER 7 TIMER OVERVIEW

There are one on-chip 16-bit timer/event counter and six on-chip 8-bit timer/event counters.


Since a total of eight interrupt requests is supported, these timer/counters can function as eight timer/counters.

Table 7-1. Timer/Counter Operation


| Item | Name | 16-Bit Timer/ Event Counter | 8-Bit Timer/ Event Counter 1 | 8-Bit Timer/ Event Counter 2 | 8-Bit Timer/ Event Counter 5 | 8-Bit Timer/ Event Counter 6 | 8-Bit Timer/ Event Counter 7 | 8-Bit Timer/ Event Counter 8 |
|----------------------------|---------------------------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Count | 8 bits | _ | 0 | 0 | 0 | 0 | 0 | 0 |
| width | 16 bits | 0 | (| Э | (| Э | 0 | |
| Operating | Interval timer | 1 ch | 1 ch | 1 ch | 1 ch | 1 ch | 1 ch | 1 ch |
| mode External event counte | | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | Timer output | 1 ch | 1 ch | 1 ch | 1 ch | 1 ch | 1 ch | 1 ch |
| | PPG output | 0 | _ | _ | _ | _ | _ | _ |
| | PWM output | _ | 0 | 0 | 0 | 0 | 0 | 0 |
| | Square wave output | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | One-shot pulse output | 0 | _ | _ | _ | _ | _ | _ |
| | Pulse width measurement | 2 inputs | _ | _ | _ | _ | _ | _ |
| | No. of interrupt requests | 2 | 1 | 1 | 1 | 1 | 1 | 1 |

Figure 7-1. Timer/Counter Block Diagram (1/2)


16-bit timer/event counter



8-bit timer/event counter 1




8-bit timer/event counter 2



Remark OVF: Overflow flag


Figure 7-1. Timer/Counter Block Diagram (2/2)

8-bit timer/event counters 5 and 7



Remark n = 5 or 7

8-bit timer/event counters 6 and 8



Remark n = 6 or 8

CHAPTER 8 16-BIT TIMER/EVENT COUNTER

8.1 Function

The 16-bit timer/event counter has the following functions:

- · Interval timer
- · PPG output
- · Pulse width measurement
- · External event counter
- · Square wave output
- · One-shot pulse output

(1) Interval timer

When the 16-bit timer/event counter is used as an interval timer, it generates an interrupt request at predetermined time intervals.

(2) PPG output

The 16-bit timer/event counter can output a square wave whose frequency and output pulse width can be freely set.

(3) Pulse width measurement

The 16-bit timer/event counter can be used to measure the pulse width of a signal input from an external source.

(4) External event counter

The 16-bit timer/event counter can be used to measure the number of pulses of a signal input from an external source.

(5) Square wave output

The 16-bit timer/event counter can output a square wave with any frequency.

(6) One-shot pulse output

The 16-bit timer/event counter can output a one-shot pulse with any output pulse width.


8.2 Configuration

The 16-bit timer/event counter consists of the following hardware:

Table 8-1. 16-Bit Timer/Event Counter Configuration

| Item | Configuration |
|------------------|--|
| Timer counter | 16 bits × 1 (TM0) |
| Register | 16-bit capture/compare register: 16 bits × 2 (CR00, CR01) |
| Timer output | 1 (TO0) |
| Control register | 16-bit timer mode control register (TMC0) Capture/compare control register 0 (CRC0) 16-bit timer output control register (TOC0) Prescaler mode register 0 (PRM0) |

Figure 8-1. Block Diagram of 16-Bit Timer/Event Counter



(1) 16-bit timer counter 0 (TM0)

TM0 is a 16-bit read-only register that counts count pulses.

The counter is incremented in synchronization with the rising edge of an input clock. If the count value is read during operation, input of the count clock is temporarily stopped, and the count value at that point is read. The count value is reset to 0000H in the following cases:

- <1> RESET is input.
- <2> TMC03 and TMC02 are cleared.
- <3> Valid edge of TI00 is input in the clear & start mode by inputting valid edge of TI00.
- <4> TM0 and CR00 match in the clear & start mode on match between TM0 and CR00.
- <5> Bit 6 of TOC0 (OSPT) is set or if the valid edge of TI00 is input in the one-shot pulse output mode.

(2) 16-bit capture/compare register 00 (CR00)

CR00 is a 16-bit register that functions as a capture register and as a compare register. Whether this register functions as a capture or compare register is specified by using bit 0 (CRC00) of capture/compare control register 0 (CRC0).

· When using CR00 as compare register

The value set to CR00 is always compared with the count value of 16-bit timer counter 0 (TM0). When the values of the two match, an interrupt request (INTTM00) is generated. When TM0 is used as an interval timer, CR00 can also be used as a register that holds the interval time.

· When using CR00 as capture register

The valid edge of the TI00 or TI01 pin can be selected as a capture trigger. The valid edge of TI00 and TI01 is set via prescaler mode register 0 (PRM0).

Tables 8-2 and 8-3 show the conditions that apply when the capture trigger is specified as the valid edge of the TI00 pin and the valid edge of the TI01 pin, respectively.

Table 8-2. Valid Edge of TI00 Pin and Capture Trigger of CR00

| ES01 | ES00 | Valid Edge of TI00 Pin | Capture Trigger of CR00 |
|------|------|-------------------------------|-------------------------|
| 0 | 0 | Falling edge | Rising edge |
| 0 | 1 | Rising edge | Falling edge |
| 1 | 0 | Setting prohibited | Setting prohibited |
| 1 | 1 | Both rising and falling edges | No capture operation |

Table 8-3. Valid Edge of TI01 Pin and Capture Trigger of CR00

| ES01 | ES00 | Valid Edge of TI01 Pin | Capture Trigger of CR00 |
|------|------|-------------------------------|-------------------------------|
| 0 | 0 | Falling edge | Falling edge |
| 0 | 1 | Rising edge | Rising edge |
| 1 | 0 | Setting prohibited | Setting prohibited |
| 1 | 1 | Both rising and falling edges | Both rising and falling edges |

CR00 is set by a 16-bit memory manipulation instruction.

RESET input sets CR00 to 0000H.

Caution Set CR00 to the value other than 0000H. When using the register as an event counter, a count for one-pulse cannot be operated.

(3) 16-bit capture/compare register 01 (CR01)

This is a 16-bit register that can be used as a capture register and a compare register. Whether it is used as a capture register or compare register is specified by bit 2 (CRC02) of capture/compare control register 0 (CRC0).

· When using CR01 as compare register

The value set to CR01 is always compared with the count value of 16-bit timer counter 0 (TM0). When the values of the two match, an interrupt request (INTTM01) is generated.

· When using CR01 as capture register

The valid edge of the TI00 pin can be selected as a capture trigger. The valid edge of TI00 is specified by using prescaler mode register 0 (PRM0).

Table 8-4 shows the conditions that apply when the capture trigger is specified as the valid edge of the TI00 pin.

Table 8-4. Valid Edge of TI00 Pin and Capture Trigger of CR01

| ES01 | ES00 | Valid Edge of TI00 Pin | Capture Trigger of CR01 |
|------|------|-------------------------------|-------------------------------|
| 0 | 0 | Falling edge | Falling edge |
| 0 | 1 | Rising edge | Rising edge |
| 1 | 0 | Setting prohibited | Setting prohibited |
| 1 | 1 | Both rising and falling edges | Both rising and falling edges |

CR01 is set by a 16-bit memory manipulation instruction.

RESET input sets CR01 to 0000H.

Caution Set CR01 to the value other than 0000H. When using an event counter, a count for one-pulse cannot be operated.

8.3 Control Registers

The following four types of registers control the 16-bit timer/event counter.

- 16-bit timer mode control register (TMC0)
- Capture/compare control register 0 (CRC0)
- 16-bit timer output control register (TOC0)
- Prescaler mode register 0 (PRM0)

(1) 16-bit timer mode control register (TMC0)

This register specifies the operation mode of the 16-bit timer; and the clear mode, output timing, and overflow detection of the 16-bit timer register.

TMC0 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TMC0 to 00H.

Caution The 16-bit timer register starts operating when a value other than 0, 0 (operation stop mode) is set to TMC02 and TMC03. To stop the operation, set 0, 0 to TMC02 and TMC03.

Figure 8-2. Format of 16-Bit Timer Mode Control Register (TMC0)

Address: 0FF18H After reset: 00H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | <0> |
|--------|---|---|---|---|-------|-------|-------|------|
| TMC0 | 0 | 0 | 0 | 0 | TMC03 | TMC02 | TMC01 | OVF0 |

| TMC03 | TMC02 | TMC01 | Selection of operating mode and clear mode | Selection of TO0 output timing | Generation of interrupt |
|-------|-------|-------|---|--|--|
| 0 | 0 | 0 | Operation stop (TM0 is cleared | Not affected | Does not |
| 0 | 0 | 1 | to 0). | | generate. |
| 0 | 1 | 0 | Free-running mode | Match between TM0 and CR00 or match between TM0 and CR01 | Generates on match between TM0 and CR00 or match between TM0 |
| 0 | 1 | 1 | | Match between TM0 and CR00, match between TM0 and CR01, or valid edge of Tl00 | and CR01. |
| 1 | 0 | 0 | Clears and starts at valid edge of TI00. | Match between TM0 and CR00 or match between TM0 and CR01 | |
| 1 | 0 | 1 | | Match between TM0 and CR00, match between TM0 and CR01, or valid edge of Tl00 | |
| 1 | 1 | 0 | Clears and starts on match between TM0 and CR00. | Match between TM0 and CR00 or match between TM0 and CR01 | |
| 1 | 1 | 1 | | Match between TM0 and CR00, match between TM0 and CR01, or valid edge of Tl00 | |

| OVF0 | Detection of overflow of 16-bit timer register |
|------|--|
| 0 | Overflows. |
| 1 | Does not overflow. |

Cautions 1. Before changing the clear mode and TO0 output timing, be sure to stop the timer operation (reset TMC02 and TMC03 to 0, 0).

The valid edge of the TI00 pin is selected by using prescaler mode register 0 (PRM0).

- When a mode in which the timer is cleared and started on a match between TM0 and CR00, the OVF0 flag is set to 1 when the count value of TM0 changes from FFFFH to 0000H with CR00 set to FFFFH.
- 3. The software trigger (bit 6 (OSPT) of 16-bit timer output control register 0 (TOC0) = 1) and the external trigger (TI00 input) are always valid in one-shot pulse output mode. If the software trigger is used in one-shot pulse output mode, the TI00 pin cannot be used as a general-purpose port pin. Therefore, fix the TI00 pin to either high level or low level.

Remark TO0: Output pin of 16-bit timer counter (TM0)

TI00: Input pin of 16-bit timer counter (TM0)

TM0: 16-bit timer register CR00: Compare register 00 CR01: Compare register 01

(2) Capture/compare control register 0 (CRC0)

This register controls the operation of the capture/compare registers (CR00 and CR01).

CRC0 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CRC0 to 00H.

Figure 8-3. Format of Capture/Compare Control Register 0 (CRC0)

| Address: 0 | FF16H Afte | er reset: 00H | R/W | | | | | |
|------------|------------|---------------|-----|---|---|-------|-------|-------|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CRC0 | 0 | 0 | 0 | 0 | 0 | CRC02 | CRC01 | CRC00 |

| CRC02 | Selection of operation mode of CR01 |
|-------|-------------------------------------|
| 0 | Operates as compare register. |
| 1 | Operates as capture register. |

| CRC01 | Selection of capture trigger of CR00 |
|-------|--|
| 0 | Captured at valid edge of TI01. |
| 1 | Captured in reverse phase of valid edge of TI00. |

| CRC00 | Selection of operation mode of CR00 |
|-------|-------------------------------------|
| 0 | Operates as compare register. |
| 1 | Operates as capture register. |

Cautions 1. Before setting CRC0, be sure to stop the timer operation.

2. When the mode in which the timer is cleared and started on a match between TM0 and CR00 is selected by the 16-bit timer mode control register (TMC0), do not specify CR00 as a capture register.

(3) 16-bit timer output control register (TOC0)

This register controls the operation of the 16-bit timer/event counter output controller by setting or resetting the R-S flip-flop (LV0), enabling or disabling reverse output, enabling or disabling output of the 16-bit timer/event counter, enabling or disabling one-shot pulse output operation, and selecting an output trigger for a one-shot pulse by software.

TOC0 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TOC0 to 00H.

Figure 8-4 shows the format of TOC0.

Figure 8-4. Format of 16-Bit Timer Output Control Register (TOC0)

Address: 0FF1AH After reset: 00H R/W

| Symbol | 7 | <6> | <5> | 4 | <3> | <2> | 1 | <0> |
|--------|---|------|------|-------|------|------|-------|------|
| TOC0 | 0 | OSPT | OSPE | TOC04 | LVS0 | LVR0 | TOC01 | TOE0 |

| OSPT | Output trigger control of one-shot pulse by software | |
|------|--|--|
| 0 | No one-shot pulse trigger | |
| 1 | Uses one-shot pulse trigger. | |

| OSPE | Controls of one-shot pulse output operation | |
|------|---|--|
| 0 | Successive pulse output | |
| 1 | One-shot pulse output | |

| TOC04 | Timer output control on match between CR01 and TM0 |
|-------|--|
| 0 | Disables reverse timer output F/F. |
| 1 | Enables reverse timer output F/F. |

| LVS0 | LVR0 | Timer output control by software |
|------|------|----------------------------------|
| 0 | 0 | Not affected |
| 0 | 1 | Resets (0). |
| 1 | 0 | Sets (1). |
| 1 | 1 | Setting prohibited |

| TOC01 | Timer output control on match between CR00 and TM0 and | | |
|-------|--|--|--|
| | valid edge of TI00 | | |
| 0 | Disables reverse timer output F/F. | | |
| 1 | Enables reverse timer output F/F. | | |

| TOE0 | Output control of 16-bit timer/event counter |
|------|---|
| 0 | Disables output (output is fixed to 0 level). |
| 1 | Enables output. |

Cautions 1. Before setting TOC0, be sure to stop the timer operation.

- 2. LVS0 and LVR0 are 0 when read after data have been set to them.
- 3. OSPT is 0 when read because it is automatically cleared after data has been set.

(4) Prescaler mode register 0 (PRM0)

This register selects a count clock of the 16-bit timer counter (TM0) and the valid edge of the Tl00, Tl01 input. PRM0 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PRM0 to 00H.

Figure 8-5. Format of Prescaler Mode Register 0 (PRM0)

| Address: 0 | FF1CH A | After reset: 00 | H R/W | | | | | |
|------------|---------|-----------------|-------|------|---|---|-------|-------|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PRM0 | ES11 | ES10 | ES01 | ES00 | 0 | 0 | PRM01 | PRM00 |

| ES11 | ES10 | Selection of valid edge of TI01 |
|------|------|---------------------------------|
| 0 | 0 | Falling edge |
| 0 | 1 | Rising edge |
| 1 | 0 | Setting prohibited |
| 1 | 1 | Both falling and rising edges |

| ES01 | ES00 | Selection of valid edge of TI00 |
|------|------|---------------------------------|
| 0 | 0 | Falling edge |
| 0 | 1 | Rising edge |
| 1 | 0 | Setting prohibited |
| 1 | 1 | Both falling and rising edges |

| PRM01 | PRM00 | Selection of count clock |
|-------|-------|---------------------------------|
| 0 | 0 | fxx/4 (3.13 MHz) |
| 0 | 1 | fxx/16 (781 kHz) |
| 1 | 0 | INTTM3 (Timer output for clock) |
| 1 | 1 | Valid edge of TI00 |

Caution When selecting the valid edge of Tl00 as the count clock, do not specify the valid edge of Tl00 to clear and start the timer and as a capture trigger. Set the count clock to be fxx/4 or below.

Remark Figures in parentheses apply to operation with fxx = 12.5 MHz

8.4 Operation

8.4.1 Operation as interval timer (16-bit operation)

The 16-bit timer/event counter operates as an interval timer when the 16-bit timer mode control register (TMC0) and capture/compare control register 0 (CRC0) are set as shown in Figure 8-6.


In this case, the 16-bit timer/event counter repeatedly generates an interrupt at the time interval specified by the count value set in advance to 16-bit capture/compare register 00 (CR00).

When the count value of the 16-bit timer counter (TM0) matches the set value of CR00, the value of TM0 is cleared to 0, and the timer continues counting. At the same time, an interrupt request signal (INTTM00) is generated.


The count clock of the 16-bit timer/event counter can be selected by bits 0 and 1 (PRM00 and PRM01) of prescaler mode register 0 (PRM0).

Figure 8-6. Control Register Settings During Interval Timer Operation

(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



Remark 0/1: When these bits are reset to 0 or set to 1, the other functions can be used along with the interval timer function. For details, refer to **Figures 8-2** and **8-3**.

16-bit capture/compare register 00 (CR00)

fxx/4

fxx/16


INTTM3

TI00/P35

Clear circuit

Figure 8-7. Configuration of Interval Timer





Remark Interval time = $(N + 1) \times t$: N = 0001H to FFFFH


8.4.2 Operation as PPG output

The 16-bit timer/event counter can be used for PPG (Programmable Pulse Generator) output by setting the 16-bit timer mode control register (TMC0) and capture/compare control register 0 (CRC0) as shown in Figure 8-9.


The PPG output function outputs a rectangular wave with a cycle specified by the count value set in advance to 16-bit capture/compare register 00 (CR00) and a pulse width specified by the count value set in advance to 16-bit capture/compare register 01 (CR01).

Figure 8-9. Control Register Settings During PPG Output Operation


(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



(c) 16-bit timer output control register (TOC0)



Remark x: don't care

Caution Set a value in the following range to CR00 and CR01. $0000H < \text{CR01} < \text{CR00} \leq \text{FFFFH}$

174

8.4.3 Operation as pulse width measurement

The 16-bit timer counter (TM0) can be used to measure the pulse widths of the signals input to the TI00/P35 and TI01/P36 pins.

Measurement can be carried out with TM0 used as a free-running counter or by restarting the timer in synchronization with the edge of the signal input to the TI00/P35 pin.

(1) Pulse width measurement with free-running counter and one capture register


If the edge specified by prescaler mode register 0 (PRM0) is input to the TI00/P35 pin when the 16-bit timer counter (TM0) is used as a free-running counter (refer to **Figure 8-10**), the value of TM0 is loaded to 16-bit capture/compare register 01 (CR01), and an external interrupt request signal (INTTM01) is set.

The edge is specified by using bits 4 and 5 (ES00 and ES01) of prescaler mode register 0 (PRM0). The rising edge, falling edge, or both the rising and falling edges can be selected.


The valid edge is detected through sampling at a count clock cycle selected by prescaler mode register 0 (PRM0), and the capture operation is not performed until the valid level is detected two times. Therefore, noise with a short pulse width can be eliminated.

Figure 8-10. Control Register Settings During Pulse Width Measurement with Free-Running Counter and One Capture Register

(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



Remark 0/1: When these bits are reset to 0 or set to 1, the other functions can be used along with the pulse width measurement function. For details, refer to **Figures 8-2** and **8-3**.

Figure 8-11. Configuration of Pulse Width Measurement with Free-Running Counter





Figure 8-12. Timing of Pulse Width Measurement with Free-Running Counter and One Capture Register (with Both Edges Specified)



Caution For simplication purposes, delay due to noise elimination is not taken into consideration in the capture operation by TI00 pin input and in the interrupt request generation timing in the above figure. For a more accurate picture, refer to Figure 8-14 CR01 Capture Operation with Rising Edge Specified.

(2) Measurement of two pulse widths with free-running counter

The pulse widths of the two signals respectively input to the TI00/P35 and TI01/P36 pins can be measured when the 16-bit timer counter (TM0) is used as a free-running counter (refer to **Figure 8-13**).


When the edge specified by bits 4 and 5 (ES00 and ES01) of prescaler mode register 0 (PRM0) is input to the TI00/P35 pin, the value of the TM0 is loaded to 16-bit capture/compare register 01 (CR01) and an external interrupt request signal (INTTM01) is set.

When the edge specified by bits 6 and 7 (ES10 and ES11) of prescaler mode register 0 (PRM0) is input to the TI01/P36 pin, the value of TM0 is loaded to 16-bit capture/compare register 00 (CR00), and an external interrupt request signal (INTTM00) is set.


The edges of the TI00/P35 and TI01/P36 pins are specified by bits 4 and 5 (ES00 and ES01) and bits 6 and 7 (ES10 and ES11) of PRM0, respectively. The rising, falling, or both rising and falling edges can be specified. The valid edge of the TI00/P35 pin and TI01/P36 pin is detected through sampling at a count clock cycle selected by prescaler mode register 0 (PRM0), and the capture operation is not performed until the valid level is detected two times. Therefore, noise with a short pulse width can be eliminated.

Figure 8-13. Control Register Settings During Measurement of Two Pulse Widths with Free-Running Counter

(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



Remark 0/1: When these bits are reset to 0 or set to 1, the other functions can be used along with the pulse width measurement function. For details, refer to **Figures 8-2** and **8-3**.

Capture operation (free-running mode)

The following figure illustrates the operation of the capture register when the capture trigger is input.

Figure 8-14. CR01 Capture Operation with Rising Edge Specified





Figure 8-15. Timing of Pulse Width Measurement with Free-Running Counter (with Both Edges Specified)



Note D2 + 1

Caution For simplication purposes, delay due to noise elimination is not taken into consideration in the capture operation by Tl00 pin input and in the interrupt request generation timing in the above figure. For a more accurate picture, refer to Figure 8-14 CR01 Capture Operation with Rising Edge Specified.

(3) Pulse width measurement with free-running counter and two capture registers

When the 16-bit timer counter (TM0) is used as a free-running counter (refer to **Figure 8-16**), the pulse width of the signal input to the TI00/P35 pin can be measured.

When the edge specified by bits 4 and 5 (ES00 and ES01) of prescaler mode register 0 (PRM0) is input to the TI00/P35 pin, the value of TM0 is loaded to 16-bit capture/compare register 01 (CR01), and an external interrupt request signal (INTTM01) is set.

The value of TM0 is also loaded to 16-bit capture/compare register 00 (CR00) when an edge reverse to the one that triggers capturing to CR01 is input.


The edge of the TI00/P35 pin is specified by bits 4 and 5 (ES00 and ES01) of prescaler mode register 0 (PRM0). The rising or falling edge can be specified.

The valid edge of the Tl00/P35 pin is detected through sampling at a count clock cycle selected by prescaler mode register 0 (PRM0), and the capture operation is not performed until the valid level is detected two times. Therefore, noise with a short pulse width can be eliminated.


Caution If the valid edge of the TI00/P35 pin is specified to be both the rising and falling edges, 16-bit capture/compare register 00 (CR00) cannot perform its capture operation.

Figure 8-16. Control Register Settings During Pulse Width Measurement with Free-Running Counter and Two Capture Registers

(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



Remark 0/1: When these bits are reset to 0 or set to 1, the other functions can be used along with the pulse width measurement function. For details, refer to **Figures 8-2** and **8-3**.




Figure 8-17. Timing of Pulse Width Measurement with Free-Running Counter and Two Capture Registers (with Rising Edge Specified)

Caution

For simplication purposes, delay due to noise elimination is not taken into consideration in the capture operation by TI00 pin input and in the interrupt request generation timing in the above figure. For a more accurate picture, refer to Figure 8-14 CR01 Capture Operation with Rising Edge Specified.

(4) Pulse width measurement by restarting

When the valid edge of the TI00/P35 pin is detected, the pulse width of the signal input to the TI00/P35 pin can be measured by clearing the 16-bit timer counter (TM0) once and then resuming counting after loading the count value of TM0 to 16-bit capture/compare register 01 (CR01) (refer to **Figure 8-18**).


The edge of the TI00/P35 pin is specified by bits 4 and 5 (ES00 and ES01) of prescaler mode register 0 (PRM0). The rising or falling edge can be specified.

The valid edge is detected through sampling at a count clock cycle selected by prescaler mode register 0 (PRM0), and the capture operation is not performed until the valid level is detected two times. Therefore, noise with a short pulse width can be eliminated.


Caution If the valid edge of the TI00/P35 pin is specified to be both the rising and falling edges, 16-bit capture/compare register 00 (CR00) cannot perform its capture operation.

Figure 8-18. Control Register Settings During Pulse Width Measurement by Restarting

(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



Remark 0/1: When these bits are reset to 0 or set to 1, the other functions can be used along with the pulse width measurement function. For details, refer to **Figures 8-2** and **8-3**.




Figure 8-19. Timing of Pulse Width Measurement by Restarting (with Rising Edge Specified)

Caution For simplication purposes, delay due to noise elimination is not taken into consideration in the capture operation by Tl00 pin input and in the interrupt request generation timing in the above figure. For a more accurate picture, refer to Figure 8-14 CR01 Capture Operation with Rising Edge Specified.

8.4.4 Operation as external event counter

The 16-bit timer/counter can be used as an external event counter which counts the number of clock pulses input to the TI00/P35 pin from an external source by using the 16-bit timer counter (TM0).

Each time the valid edge specified by prescaler mode register 0 (PRM0) has been input to the Tl00/P35 pin, TM0 is incremented.

To perform a count operation using the Tl00/P35 pin input clock, specify the Tl00 valid edge using bits 0 and 1 of PRM0 (PRM00, PRM01).


Set CR00 to a value other than 0000H (a 1-pulse counter can not be operated).

The edge of the TI00/P35 pin is specified by bits 4 and 5 (ES00 and ES01) of prescaler mode register 0 (PRM0). The rising, falling, or both the rising and falling edges can be specified.


When using the Tl00 pin input as the count clock, sampling for valid edge detection is locked by the main system clock (fxx) and the capture operation is not performed until the valid level is detected two times. Therefore, noise with a short pulse width can be eliminated.

Figure 8-20. Control Register Settings During External Event Counter Mode

(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



Remark 0/1: When these bits are reset to 0 or set to 1, the other functions can be used along with the external event counter function. For details, refer to **Figures 8-2** and **8-3**.

Figure 8-21. Configuration of External Event Counter




Figure 8-22. Timing of External Event Counter Operation (with Rising Edge Specified)

Caution Read TM0 when reading the count value of the external event counter.


8.4.5 Operation as square wave output

The 16-bit timer/event counter can be used to output a square wave with any frequency at an interval specified by the count value set in advance to 16-bit capture/compare register 00 (CR00).


By setting bits 0 (TOE0) and 1 (TOC01) of 16-bit timer output control register (TOC0) to 1, the output status of the TO0/P30 pin is reversed at an interval specified by the count value set in advance to CR00. In this way, a square wave of any frequency can be output.

Figure 8-23. Control Register Settings During Square Wave Output Mode


(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)




(c) 16-bit timer output control register (TOC0)



Remark 0/1: When these bits are reset to 0 or set to 1, the other functions can be used along with the square wave output function. For details, refer to **Figures 8-2**, **8-3**, and **8-4**.

Figure 8-24. Timing of Square Wave Output Operation



8.4.6 Operation as one-shot pulse output

The 16-bit timer/event counter can output a one-shot pulse in synchronization with a software trigger and an external trigger (TI00/P35 pin input).

(1) One-shot pulse output with software trigger

A one-shot pulse can be output from the TO0/P30 pin by setting the 16-bit timer mode control register (TMC0), capture/compare control register 0 (CRC0), and 16-bit timer output control register (TOC0) as shown in Figure 8-25, and by setting bit 6 (OSPT) of TOC0 by software.


By setting OSPT to 1, the 16-bit timer/event counter is cleared and started, and its output is asserted active at the count value set in advance to 16-bit capture/compare register 01 (CR01). After that, the output is deasserted inactive at the count value set in advance to 16-bit capture/compare register 00 (CR00).

Even after the one-shot pulse has been output, TM0 continues its operation. To stop TM0, TMC0 must be reset to 00H.


- Cautions 1. Do not set OSPT to 1 while the one-shot pulse is being output. To output the one-shot pulse again, wait until INTTM00, which occurs on a match between TM0 and CR00, occurs.
 - 2. The software trigger (bit 6 (OSPT) of 16-bit timer output control register 0 (TOC0) = 1) and the external trigger (TI00 input) are always valid in one-shot pulse output mode. If the software trigger is used in one-shot pulse output mode, the TI00 pin cannot be used as a general-purpose port pin. Therefore, fix the P35/TI00 pin to either high level or low level.

Figure 8-25. Control Register Settings During One-Shot Pulse Output with Software Trigger


(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



(c) 16-bit timer output control register (TOC0)



Remark 0/1: When these bits are reset to 0 or set to 1, the other functions can be used along with the one-shot pulse output function. For details, refer to **Figures 8-2**, **8-3**, and **8-4**.

Caution Set a value in the following range to CR00 and CR01. $0000H < CR01 < CR00 \le FFFFH$




Figure 8-26. Timing of One-Shot Pulse Output Operation with Software Trigger

- Cautions 1. The 16-bit timer register starts operating as soon as a value other than 0, 0 (operation stop mode) has been set to TMC02 and TMC03.
 - 2. The software trigger (bit 6 (OSPT) of 16-bit timer output control register 0 (TOC0) = 1) and the external trigger (TI00 input) are always valid in one-shot pulse output mode. If the software trigger is used in one-shot pulse output mode, the TI00 pin cannot be used as a general-purpose port pin. Therefore, fix the P35/TI00 pin to either high level or low level.

(2) One-shot pulse output with external trigger

A one-shot pulse can be output from the TO0/P30 pin by setting the 16-bit timer mode control register (TMC0), capture/compare control register 0 (CRC0), and 16-bit timer output control register (TOC0) as shown in Figure 8-27, and by using the valid edge of the TI00/P35 pin as an external trigger.


The valid edge of the TI00/P35 pin is specified by bits 4 and 5 (ES00 and ES01) of prescaler mode register 0 (PRM0). The rising, falling, or both the rising and falling edges can be specified.

When the valid edge of the TI00/P35 pin is detected, the 16-bit timer/event counter is cleared and started, and the output is asserted active at the count value set in advance to 16-bit capture/compare register 01 (CR01). After that, the output is deasserted inactive at the count value set in advance to 16-bit capture/compare register 00 (CR00).


- Cautions 1. If the external trigger is generated while the one-shot pulse is output, the counter is cleared and started, and the one-shot pulse is output again.
 - 2. The software trigger (bit 6 (OSPT) of 16-bit timer output control register 0 (TOC0) = 1) and the external trigger (TI00 input) are always valid in one-shot pulse output mode. If the software trigger is used in one-shot pulse output mode, the TI00 pin cannot be used as a general-purpose port pin. Therefore, fix the P35/TI00 pin to either high level or low level.

Figure 8-27. Control Register Settings During One-Shot Pulse Output with External Trigger


(a) 16-bit timer mode control register (TMC0)



(b) Capture/compare control register 0 (CRC0)



(c) 16-bit timer output control register (TOC0)



Remark 0/1: When these bits are reset to 0 or set to 1, the other functions can be used along with the one-shot pulse output function. For details, refer to **Figures 8-2**, **8-3**, and **8-4**.

Caution Set a value in the following range to CR00 and CR01. $0000H < CR01 < CR00 \le FFFFH$




Figure 8-28. Timing of One-Shot Pulse Output Operation with External Trigger (with Rising Edge Specified)


- Cautions 1. The 16-bit timer register starts operating as soon as a value other than 0, 0 (operation stop mode) has been set to TMC02 and TMC03.
 - 2. The software trigger (bit 6 (OSPT) of 16-bit timer output control register 0 (TOC0) = 1) and the external trigger (TI00 input) are always valid in one-shot pulse output mode. If the software trigger is used in one-shot pulse output mode, the TI00 pin cannot be used as a general-purpose port pin. Therefore, fix the P35/TI00 pin to either high level or low level.

8.5 Cautions

(1) Error on starting timer

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because the 16-bit timer counter (TM0) is started asynchronously in respect to the count pulse.

Figure 8-29. Start Timing of 16-Bit Timer Register




(2) Setting 16-bit compare register

Set 16-bit capture/compare register 00, 01 (CR00, CR01) to a value other than 0000H. When using this register as an event counter, a count for one-pulse cannot be operated.

(3) Setting compare register during timer count operation

If the value to which the current value of 16-bit capture/compare register 00 (CR00) has been changed is less than the value of the 16-bit timer counter (TM0), TM0 continues counting, overflows, and starts counting again from 0. If the new value of CR00 (M) is less than the old value (N), the timer must be restarted after the value of CR00 has been changed.

Figure 8-30. Timing After Changing Value of Compare Register During Timer Count Operation



Remark N > X > M

(4) Data hold timing of capture register

If the valid edge is input to the TI00/P35 pin while 16-bit capture/compare register 01 (CR01) is read, CR01 does not perform the capture operation, and holds the data. However, the interrupt request flag (INTTM01) is set as a result of detection of the valid edge.





Figure 8-31. Data Hold Timing of Capture Register

(5) Setting valid edge

Before setting the valid edge of the TI00/P35 pin, stop the timer operation by resetting bits 2 and 3 (TMC02 and TMC03) of the 16-bit timer mode control register (TMC0) to 0, 0. Set the valid edge by using bits 4 and 5 (ES00 and ES01) of prescaler mode register 0 (PRM0).

(6) Cautions on edge detection

- <1> When the TI00/TI01 pin is high level immediately after system reset, it may be detected as a rising edge after the first 16-bit timer/event counter operation is enabled. Bear this in mind when pulling up, etc.
- <2> Regardless of whether interrupt acknowledgement is disabled (DI) or enabled (EI), the edge of the external input signal is detected at the second clock after the signal is changed.



(7) Trigger for one-shot pulse

The software trigger (bit 6 (OSPT) of 16-bit timer output control register 0 (TOC0) = 1) and the external trigger (TI00 input) are always valid in one-shot pulse output mode.

If the software trigger is used in one-shot pulse output mode, the P35/Tl00 pin cannot be used as a general-purpose port pin. Therefore, fix the P35/Tl00 pin to either high level or low level.

(8) Re-triggering one-shot pulse

(a) One-shot pulse output by software

When a one-shot pulse is output, do not set OSPT to 1. Do not output the one-shot pulse again until INTTM00, which occurs on a match between TM0 and CR00, occurs.

(b) One-shot pulse output with external trigger

If the external trigger occurs while a one-shot pulse is output, the counter is cleared and started, and the one-shot pulse is output again.

(9) Operation of OVF0 flag


The OVF0 flag is set to 1 in the following case:

Select mode in which the 16-bit timer/event counter is cleared and started on a match between TM0 and CR00

↓
Set CR00 to FFFFH
↓

When TM0 counts up from FFFFH to 0000H

Figure 8-32. Operation Timing of OVF0 Flag



(10) Contention operation

<1> Contention between the read period of 16-bit capture/compare registers (CR00 and CR01) and the capture trigger input (CR00 and CR01 are used as capture registers)

The capture trigger input has priority. The read data of CR00 and CR01 is undefined.

<2> Match timing contention between the write period of 16-bit capture/compare registers (CR00 and CR01) and 16-bit timer counter (TM0) (CR00 and CR01 are used as compare registers)

Match detection is not normally performed. Do not perform the write operation of CR00 and CR01 around the match timing.

CHAPTER 9 8-BIT TIMER/EVENT COUNTER 1, 2

9.1 Functions

8-bit timer/event counter 1, 2 (TM1, TM2) have the following two modes.

- Mode using 8-bit timer/event counter 1, 2 (TM1, TM2) alone (individual mode)
- Mode using the cascade connection (16-bit resolution: cascade connection mode)

These two modes are described next.

(1) Mode using 8-bit timer/event counter 1, 2 alone (individual mode)

The timer operates as an 8-bit timer/event counter.

It can have the following functions.

- · Interval timer
- · External event counter
- · Square wave output
- · PWM output

(2) Mode using the cascade connection (16-bit resolution: cascade connection mode)

The timer operates as a 16-bit timer/event counter by connecting in cascade. It can have the following functions.

- · Interval timer with 16-bit resolution
- · External event counter with 16-bit resolution
- · Square wave output with 16-bit resolution

9.2 Configuration

8-bit timer/event counter 1, 2 consist of the following hardware.

Table 9-1. 8-Bit Timer/Event Counter 1, 2 Configuration

| Item | Configuration |
|------------------|---|
| Timer counter | 8 bits × 2 (TM1, TM2) |
| Register | 8 bits × 2 (CR10, CR20) |
| Timer output | 2 (TO1, TO2) |
| Control register | 8-bit timer mode control register 1 (TMC1) 8-bit timer mode control register 2 (TMC2) Prescaler mode register 1 (PRM1) Prescaler mode register 2 (PRM2) |

Figure 9-1. Block Diagram of 8-Bit Timer/Event Counter 1, 2 (1/2)

(1) 8-bit timer/event counter 1





Figure 9-1. Block Diagram of 8-Bit Timer/Event Counter 1, 2 (2/2)

(2) 8-bit timer/event counter 2



(1) 8-bit timer counter 1, 2 (TM1, TM2)

TM1 and TM2 are 8-bit read-only registers that count the count pulses.

The counter is incremented in synchronization with the rising edge of the count clock. When the count is read out during operation, the count clock input temporarily stops and the count is read at that time. In the following cases, the count becomes 00H.

- <1> RESET is input.
- <2> TCEn is cleared.
- <3> TMn and CRn0 match in the clear and start mode.

Caution In a cascade connection, the count becomes 00H by clearing both bit 7 (TCE1) of 8-bit timer mode control register 1 (TMC1) and bit 7 (TCE2) of 8-bit timer mode control register 2 (TMC2).

Remark n = 1, 2

(2) 8-bit compare register (CR10, CR20)

The value set in CR10 and CR20 are compared to the count in 8-bit timer counter 1 (TM1) and 8-bit timer counter 2 (TM2), respectively. If the two values match, interrupt requests (INTTM1, INTTM2) is generated (except in the PWM mode).

The values of CR10 and CR20 can be set in the range of 00H to FFH, and can be written during counting.

Caution While the timers are connected in cascade, always set data after stopping the timer. To stop timer operation, clear both bit 7 of TMC1 (TCE1) and bit 7 of TMC2 (TCE2).

9.3 Control Registers

The following four registers control 8-bit timer/event counter 1, 2.

- 8-bit timer mode control register 1, 2 (TMC1, TMC2)
- Prescaler mode register 1, 2 (PRM1, PRM2)

(1) 8-bit timer mode control register 1, 2 (TMC1, TMC2)

The TMC1 and TMC2 registers make the following six settings.

- <1> Controls the counting for 8-bit timer counter 1, 2 (TM1, TM2).
- <2> Selects the operating mode of 8-bit timer counter 1, 2 (TM1, TM2).
- <3> Selects the individual mode or cascade mode.
- <4> Sets the state of the timer output.
- <5> Controls the timer output or selects the active level during the PWM (free-running) mode.
- <6> Controls timer output.

TMC1 and TMC2 are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TMC1 and TMC2 to 00H.

Figures 9-2 and 9-3 show the TMC1 format and TMC2 format respectively.

Figure 9-2. Format of 8-Bit Timer Mode Control Register 1 (TMC1)

Address: 0FF54H After reset: 00H R/W

| Symbol | <7> | 6 | 5 | 4 | <3> | <2> | 1 | <0> |
|--------|------|-------|---|---|------|------|-------|------|
| TMC1 | TCE1 | TMC16 | 0 | 0 | LVS1 | LVR1 | TMC11 | TOE1 |

| TCE1 | TM1 count control |
|------|--|
| 0 | Counting is disabled (prescaler disabled) after the counter is cleared to 0. |
| 1 | Start counting |

| TMC16 | TM1 operating mode selection | |
|-------|---|--|
| 0 | Clear and start mode when TM1 and CR10 match. | |
| 1 | PWM (free-running) mode | |

| LVS1 | LVR1 | Timer output control by software |
|------|------|----------------------------------|
| 0 | 0 | No change |
| 0 | 1 | Reset (to 0). |
| 1 | 0 | Set (to 1). |
| 1 | 1 | Setting prohibited |

| TMC11 | Other than PWM mode (TMC16 = 0) | PWM mode (TMC16 = 1) |
|-------|---------------------------------|------------------------|
| | Timer output control | Active level selection |
| 0 | Disable inversion operation | Active high |
| 1 | Enable inversion operation | Active low |

| TOE1 | Timer output control | |
|------|----------------------------|--|
| 0 | Disable output (port mode) | |
| 1 | Enable output | |

Caution When selecting the TM1 operation mode using TMC16, stop the timer operation in advance.

Remarks 1. In the PWM mode, the PWM output is set to the inactive level by TCE1 = 0.

2. If LVS1 and LVR1 are read after setting data, 0 is read.

Figure 9-3. Format of 8-Bit Timer Mode Control Register 2 (TMC2)

Address: 0FF55H After reset: 00H R/W

| Symbol | <7> | 6 | 5 | 4 | <3> | <2> | 1 | <0> |
|--------|------|-------|---|-------|------|------|-------|------|
| TMC2 | TCE2 | TMC26 | 0 | TMC24 | LVS2 | LVR2 | TMC21 | TOE2 |

| TCE2 | TM2 count control |
|------|--|
| 0 | Counting is disabled (prescaler disabled) after the counter is cleared to 0. |
| 1 | Start counting |

| TMC26 | TM2 operating mode selection |
|-------|--|
| 0 | Clear and start mode when TM2 and CR20 match |
| 1 | PWM (free-running) mode |

| TMC24 | Individual mode or cascade connection mode selection | |
|-------|--|--|
| 0 | Individual mode | |
| 1 | Cascade connection mode (connection with TM1) | |

| LVS2 | LVR2 | Timer output control by software |
|------|------|----------------------------------|
| 0 | 0 | No change |
| 0 | 1 | Reset (to 0). |
| 1 | 0 | Set (to 1). |
| 1 | 1 | Setting prohibited |

| TMC21 | Other than PWM mode (TMC26 = 0) | PWM mode (TMC26 = 1) |
|-------|---------------------------------|------------------------|
| | Timer output control | Active level selection |
| 0 | Disable inversion operation | Active high |
| 1 | Enable inversion operation | Active low |

| T | OE2 | Timer output control | | |
|---|-----|----------------------------|--|--|
| | 0 | Disable output (port mode) | | |
| | 1 | Enable output | | |

Caution When selecting the TM2 operation mode using TMC26 or selecting discrete/cascade connection mode using TMC24, stop timer operation in advance. To stop the timer operation during cascade connection, clear both bit 7 (TCE1) of 8-bit timer mode control register 1 (TMC1) and bit 7 (TCE2) of TMC2.

Remarks 1. In the PWM mode, the PWM output is set to the inactive level by TCE2 = 0.

2. If LVS2 and LVR2 are read after setting data, 0 is read.

(2) Prescaler mode register 1, 2 (PRM1, PRM2)

This register sets the count clock of 8-bit timer counter 1, 2 (TM1, TM2) and the valid edge of TI1, TI2 inputs.

PRM1 and PRM2 are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PRM1 and PRM2 to 00H.

Figure 9-4. Format of Prescaler Mode Register 1 (PRM1)

Address: 0FF56H After reset: 00H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---|---|---|---|---|-------|-------|-------|
| PRM1 | 0 | 0 | 0 | 0 | 0 | TCL12 | TCL11 | TCL10 |

| TCL12 | TCL11 | TCL10 | Count clock selection |
|-------|-------|-------|-----------------------|
| 0 | 0 | 0 | Falling edge of TI1 |
| 0 | 0 | 1 | Rising edge of TI1 |
| 0 | 1 | 0 | fxx/4 (3.13 MHz) |
| 0 | 1 | 1 | fxx/8 (1.56 MHz) |
| 1 | 0 | 0 | fxx/16 (781 kHz) |
| 1 | 0 | 1 | fxx/32 (391 kHz) |
| 1 | 1 | 0 | fxx/128 (97.6 kHz) |
| 1 | 1 | 1 | fxx/512 (24.4 kHz) |

Cautions 1. If writing data different than that of PRM1, stop the timer beforehand.

- 2. Be sure to set bits 3 to 7 of PRM1 to 0.
- 3. When specifying the valid edge of TI1 for the count clock, set the count clock to fxx/4 or below.

Remark Figures in parentheses apply to operation with fxx = 12.5 MHz.

Figure 9-5. Format of Prescaler Mode Register 2 (PRM2)

Address: 0FF57H After reset: 00H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---|---|---|---|---|-------|-------|-------|
| PRM2 | 0 | 0 | 0 | 0 | 0 | TCL22 | TCL21 | TCL20 |

| TCL22 | TCL21 | TCL20 | Count clock selection |
|-------|-------|-------|-----------------------|
| 0 | 0 | 0 | Falling edge of TI2 |
| 0 | 0 | 1 | Rising edge of TI2 |
| 0 | 1 | 0 | fxx/4 (3.13 MHz) |
| 0 | 1 | 1 | fxx/8 (1.56 MHz) |
| 1 | 0 | 0 | fxx/16 (781 kHz) |
| 1 | 0 | 1 | fxx/32 (391 kHz) |
| 1 | 1 | 0 | fxx/128 (97.6 kHz) |
| 1 | 1 | 1 | fxx/512 (24.4 kHz) |

Cautions 1. If writing data different than that of PRM2, stop the timer beforehand.

- 2. Be sure to set bits 3 to 7 of PRM2 to 0.
- 3. When specifying the valid edge of Tl2 for the count clock, set the count clock to fxx/4 or below.

Remark Figures in parentheses apply to operation with fxx = 12.5 MHz.

9.4 Operation

9.4.1 Operation as interval timer (8-bit operation)

The timer operates as an interval timer that repeatedly generates interrupt requests at the interval of the preset count in 8-bit compare register 10, 20 (CR10, CR20).

If the count in 8-bit timer register 1, 2 (TM1, TM2) matches the value set in CR10, CR20, simultaneous to clearing the value of TM1, TM2 to 0 and continuing the count, the interrupt request signal (INTTM1, INTTM2) is generated.

The TM1 and TM2 count clocks can be selected with bits 0 to 2 (TCLn0 to TCLn2) in prescaler mode register 1, 2 (PRM1, PRM2).


<Setting method>

- <1> Set each register.
 - · PRMn: Selects the count clock.
 - CRn0: Compare value
 - TMCn: Selects the clear and start mode when TMn and CRn0 match.
 (TMCn = 0000×××0B, × is don't care)
- <2> When TCEn = 1 is set, counting starts.
- <3> When the values of TMn and CRn0 match, INTTMn is generated (TMn is cleared to 00H).
- <4> Then, INTTMn is repeatedly generated during the same interval. When counting stops, set TCEn = 0.

Remark n = 1, 2

Figure 9-6. Timing of Interval Timer Operation (1/3)

(a) Basic operation




Remarks 1. Interval time = $(N + 1) \times t$: N = 00H to FFH


2. n = 1, 2

Figure 9-6. Timing of Interval Timer Operation (2/3)

(b) When CRn0 = 00H




(c) When CRn0 = FFH




Remark n = 1, 2

Figure 9-6. Timing of Interval Timer Operation (3/3)

(d) Operated by CRn0 transition (M < N)



(e) Operated by CRn0 transition (M > N)



Remark n = 1, 2

9.4.2 Operation as external event counter


The external event counter counts the number of external clock pulses that are input to the TI1/P33 and TI2/P34 pins with 8-bit timer counter 1, 2 (TM1, TM2).

Each time a valid edge specified in prescaler mode register 1, 2 (PRM1, PRM2) is input, TM1 and TM2 are incremented. The edge setting is selected to be either a rising edge or falling edge.

If the counting of TM1 and TM2 matches with the values of 8-bit compare register 10, 20 (CR10, CR20), the TM1 and TM2 are cleared to 0 and the interrupt request signal (INTTM1, INTTM2) is generated.

INTTM1 and INTTM2 are generated each time when the value of the TM1 and TM2 matches the value of CR10 and CR20.

Figure 9-7. Timing of External Event Counter Operation (with Rising Edge Specified)



Remark N = 00H to FFH n = 1, 2

9.4.3 Operation as square wave output (8-bit resolution)

A square wave having any frequency is output at the interval preset in 8-bit compare register 10, 20 (CR10, CR20). By setting bit 0 (TOE1, TOE2) of 8-bit timer mode control register 1, 2 (TMC1, TMC2) to 1, the output state of TO1, TO2 is inverted with the count preset in CR10, CR20 as the interval. Therefore, a square wave output having any frequency (duty cycle = 50 %) is possible.

<Setting method>

- <1> Set the registers.
 - Set the port latch, which also functions as a timer output pin and the port mode register, to 0.
 - · PRMn: Select the count clock.
 - · CRn0: Compare value
 - TMCn: Clear and start mode when TMn and CRn0 match.

| LVSn | LVRn | Timer Output Control by Software | |
|------|------|----------------------------------|--|
| 1 | 0 | High level output | |
| 0 | 1 | Low level output | |

Inversion of timer output enabled Timer output enabled \rightarrow TOEn = 1

- <2> When TCEn = 1 is set, the counter starts operating.
- <3> If the values of TMn and CRn0 match, the timer output inverts. Also, INTTMn is generated and TMn is cleared to 00H.
- <4> Then, the timer output is inverted for the same interval to output a square wave from TOn.

Remark n = 1, 2

9.4.4 Operation as 8-bit PWM output

By setting bit 6 (TMC16, TMC26) of 8-bit timer mode control register 1, 2 (TMC1, TMC2) to 1, the timer operates as a PWM output.

Pulses with the duty cycle determined by the value set in 8-bit compare register 10, 20 (CR10, CR20) is output from TO1, TO2.

Set the width of the active level of the PWM pulse in CR10, CR20. The active level can be selected by bit 1 (TMC11, TMC12) in TMC1, TMC2.

The count clock can be selected by bits 0 to 2 (TCLn0 to TCLn2) of prescaler mode register 1, 2 (PRM1, PRM2). The PWM output can be enabled and disabled by bit 0 (TOE1, TOE2) of TMC1, TMC2.

(1) Basic operation of the PWM output

<Setting method>

- <1> Set the port latch, which also functions as a timer output pin and the port mode register, to 0.
- <2> Set the active level width in 8-bit compare register (CRn0).
- <3> Select the count clock in prescaler mode register n (PRMn).
- <4> Set the active level in bit 1 (TMCn1) of TMCn.
- <5> Set bit 0 of TMCn (TOEn) to 1 to enable timer output.
- <6> If bit 7 (TCEn) of TMCn is set to 1, counting starts. When counting stops, set TCEn to 0.


<PWM output operation>

- <1> When counting starts, the PWM output (output from TOn) outputs the inactive level until an overflow occurs.
- <2> When the overflow occurs, the active level is output. The active level is output until CRn0 and the count of 8-bit timer counter n (TMn) match.
- <3> The PWM output after CRn and the count match is the inactive level until an overflow occurs again.
- <4> Steps <2> and <3> repeat until counting stops.
- <5> If counting is stopped by TCEn = 0, the PWM output goes to the inactive level.


Remark n = 1, 2

Figure 9-8. Timing of PWM Output


(a) Basic operation (active level = H)



(b) When CRn0 = 0




(c) When CRn0 = FFH




Remark n = 1, 2

Figure 9-9. Timing of Operation Based on CRn0 Transitions


(a) When the CRn0 value from N to M before TMn overflows



(b) When the CRn0 value changes from N to M after TMn overflows



(c) When the CRn0 value changes from N to M during two clocks (00H, 01H) immediately after TMn overflows



Remarks 1. n = 1, 2

2. CRn0 (M): Master side, CRn0 (S): Slave side

9.4.5 Operation as interval timer (16-bit operation)

Cascade connection (16-bit timer) mode

By setting bit 4 (TMC24) of 8-bit timer mode control register 2 (TMC2) to 1, the timer enters the timer/counter mode with 16-bit resolution.

With the count preset in 8-bit compare register 10, 20 (CR10, CR20) as the interval, the timer operates as an interval timer by repeatedly generating interrupt requests.

<Setting method>

- <1> Set each register.
 - · PRM1: TM1 selects the count clock. TM2 connected in cascade are not used in setting.
 - CRn0: Compare values (each compare value can be set from 00H to FFH).
 - TMCn: Select the clear and start mode when TMn and CRn0 match.

```
 \begin{cases} TM1 \rightarrow TMC1 = 0000 \times \times \times 0B, \times : don't care \\ TM2 \rightarrow TMC2 = 0001 \times \times \times 0B, \times : don't care \end{cases}
```

- <2> Setting TCE2 = 1 for TMC2 and finally setting TCE1 = 1 in TMC1 starts the count operation.
- <3> If the values of TMn of all timers connected in cascade and CRn0 match, the INTTM1 of TM1 is generated. (TM1 and TM2 are cleared to 00H.)
- <4> INTTM1 are repeatedly generated at the same interval.
 - Cautions 1. Always set the compare register (CR10, CR20) after stopping timer operation.
 - 2. If TM2 count matches CR20 even when used in a cascade connection, INTTM2 of TM2 is generated. Always mask TM2 in order to disable interrupts.
 - 3. The TCE1, TCE2 setting begins at TM2. Set the TM1 last.
 - 4. Restarting and stopping the count is possible by setting 1 or 0 only in TCE1 of TMC1. Note, however, that bit 7 (TCE1) of TMC1 and bit 7 (TCE2) of TMC2 must be cleared when setting the compare register (CR10, CR20).

Figure 9-10 shows a timing example of the cascade connection mode with 16-bit resolution.




Figure 9-10. Cascade Connection Mode with 16-Bit Resolution

9.5. Cautions

(1) Error when the timer starts

The time until the match signal is generated after the timer starts has a maximum error of one clock. The reason is the starting of 8-bit timer counter 1, 2 (TM1, TM2) is asynchronous with respect to the count pulse.





Figure 9-11. Start Timing of 8-Bit Timer Counter

(2) Operation after the compare register is changed while the timer is counting

If the value after 8-bit compare register 10, 20 (CR10, CR20) changes is less than the value of the 8-bit timer counter (TM1, TM2), counting continues, overflows, and counting starts again from 0. Consequently, when the value (M) after CR10, CR20 changes is less than the value (N) before the change, the timer must restart after CR10, CR20 changes.

Figure 9-12. Timing After Compare Register Changes During Timer Counting



Caution Except when the TI1, TI2 input is selected, always set TCE1 = 0, TCE2 = 0 before setting the STOP mode.

Remark N > X > M

(3) TM1, TM2 read out during timer operation

Since the count clock stops temporarily when TM1 and TM2 are read during operation, select for the count clock a waveform with a high and low level that exceed 2 cycles of the CPU clock.

When reading TM1 and TM2 during cascade connection, to avoid reading while the count is changing, take measures such as obtaining a count match by reading twice using software.

CHAPTER 10 8-BIT TIMER/EVENT COUNTER 5, 6

10.1 Functions

8-bit timer/event counter 5, 6 (TM5, TM6) have the following two modes.

- Mode using 8-bit timer/event counter 5, 6 (TM5, TM6) alone (individual mode)
- · Mode using the cascade connection (16-bit resolution: cascade connection mode)

These two modes are described next.

(1) Mode using 8-bit timer/event counter 5, 6 alone (individual mode)

The timer operates as an 8-bit timer/event counter.

It can have the following functions.

- · Interval timer
- · External event counter
- · Square wave output
- · PWM output

(2) Mode using the cascade connection (16-bit resolution: cascade connection mode)

The timer operates as a 16-bit timer/event counter by connecting in cascade. It can have the following functions.

- · Interval timer with 16-bit resolution
- · External event counter with 16-bit resolution
- · Square wave output with 16-bit resolution

10.2 Configuration

8-bit timer/event counter 5, 6 consist of the following hardware.

Table 10-1. 8-Bit Timer/Event Counter 5, 6 Configuration

| Item | Configuration |
|-------------------|---|
| Timer counter | 8 bits × 2 (TM5, TM6) |
| Register | 8 bits × 2 (CR50, CR60) |
| Timer outputs | 2 (TO5, TO6) |
| Control registers | 8-bit timer mode control register 5 (TMC5) 8-bit timer mode control register 6 (TMC6) Prescaler mode register 5 (PRM5) Prescaler mode register 6 (PRM6) |

Figure 10-1. Block Diagram of 8-Bit Timer/Event Counter 5, 6 (1/2)

(1) 8-bit timer/event counter 5





Figure 10-1. Block Diagram of 8-Bit Timer/Event Counter 5, 6 (2/2)

(2) 8-bit timer/event counter 6



(1) 8-bit timer counter 5, 6 (TM5, TM6)

TM5 and TM6 are 8-bit read-only registers that count the count pulses.

The counter is incremented in synchronization with the rising edge of the count clock. When the count is read out during operation, the count clock input temporarily stops and the count is read at that time. In the following cases, the count becomes 00H.

- <1> RESET is input.
- <2> TCEn is cleared.
- <3> TMn and CRn0 match in the clear and start mode.

Caution In a cascade connection, the count becomes 00H by clearing bit 7 (TCE5) of 8-bit timer mode control register 5 (TMC5) and bit 7 (TCE6) of 8-bit timer mode control register 6 (TMC6).

Remark n = 5, 6

(2) 8-bit compare register (CR50, CR60)

The value set in CR50 and CR60 are compared to the count in 8-bit timer counter 5 (TM5) and 8-bit timer counter 6 (TM6), respectively. If the two values match, interrupt requests (INTTM5, INTTM6) is generated (except in the PWM mode).

The values of CR50 and CR60 can be set in the range of 00H to FFH, and can be written during counting.

Caution Be sure to stop the timer operation before setting data in cascade connection mode. To stop the timer operation, clear both bit 7 (TCE5) of TMC5 and bit 7 (TCE6) of TMC6.

10.3 Control Registers

The following four registers control 8-bit timer/event counter 5, 6.

- 8-bit timer mode control register 5, 6 (TMC5, TMC6)
- Prescaler mode register 5, 6 (PRM5, PRM6)

(1) 8-bit timer mode control register 5, 6 (TMC5, TMC6)

The TMC5 and TMC6 registers make the following six settings.

- <1> Controls the counting for 8-bit timer counter 5, 6 (TM5, TM6).
- <2> Selects the operating mode of 8-bit timer counter 5, 6 (TM5, TM6).
- <3> Selects the individual mode or cascade mode.
- <4> Sets the state of the timer output.
- <5> Controls the timer output or selects the active level during the PWM (free-running) mode.
- <6> Controls timer output.

TMC5 and TMC6 are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TMC5 and TMC6 to 00H.

Figures 10-2 and 10-3 show the TMC5 format and TMC6 format respectively.

Figure 10-2. Format of 8-Bit Timer Mode Control Register 5 (TMC5)

Address: 0FF68H After reset: 00H R/W

| Symbol | <7> | 6 | 5 | 4 | <3> | <2> | 1 | <0> |
|--------|------|-------|---|---|------|------|-------|------|
| TMC5 | TCE5 | TMC56 | 0 | 0 | LVS5 | LVR5 | TMC51 | TOE5 |

| TCE5 | TM5 count control |
|------|--|
| 0 | Counting is disabled (prescaler disabled) after the counter is cleared to 0. |
| 1 | Start counting |

| TMC56 | TM5 operating mode selection |
|-------|---|
| 0 | Clear and start mode when TM5 and CR50 match. |
| 1 | PWM (free-running) mode |

| LVS5 | LVR5 | Timer output control by software |
|------|------|----------------------------------|
| 0 | 0 | No change |
| 0 | 1 | Reset (to 0). |
| 1 | 0 | Set (to 1). |
| 1 | 1 | Setting prohibited |

| TMC51 | Other than PWM mode (TMC56 = 0) | PWM mode (TMC56 = 1) | | |
|-------|---------------------------------|------------------------|--|--|
| | Timer output control | Active level selection | | |
| 0 | Disable inversion operation | Active high | | |
| 1 | Enable inversion operation | Active low | | |

| TOE5 | Timer output control | |
|------|----------------------------|--|
| 0 | Disable output (port mode) | |
| 1 | Enable output | |

Caution When selecting the TM5 operation mode using TMC56, stop the timer operation in advance.

Remarks 1. In the PWM mode, the PWM output is set to the inactive level by TCE5 = 0.

2. If LVS5 and LVR5 are read after setting data, 0 is read.

Figure 10-3. Format of 8-Bit Timer Mode Control Register 6 (TMC6)

Address: 0FF69H After reset: 00H R/W

| Symbol | <7> | 6 | 5 | 4 | <3> | <2> | 1 | <0> |
|--------|------|-------|---|-------|------|------|-------|------|
| TMC6 | TCE6 | TMC66 | 0 | TMC64 | LVS6 | LVR6 | TMC61 | TOE6 |

| TCE6 | TM6 count control |
|------|--|
| 0 | Counting is disabled (prescaler disabled) after the counter is cleared to 0. |
| 1 | Start counting |

| TMC66 TM6 operating mode selection | |
|------------------------------------|--|
| 0 | Clear and start mode when TM6 and CR60 match |
| 1 | PWM (free-running) mode |

| TMC64 | Individual mode or cascade connection mode selection | |
|-------|--|--|
| 0 | Individual mode | |
| 1 | Cascade connection mode (connection with TM5) | |

| LVS6 | LVR6 | Timer output control by software |
|------|------|----------------------------------|
| 0 | 0 | No change |
| 0 | 1 | Reset (to 0). |
| 1 | 0 | Set (to 1). |
| 1 | 1 | Setting prohibited |

| TMC61 | Other than PWM mode (TMC66 = 0) | PWM mode (TMC66 = 1) |
|-------|---------------------------------|------------------------|
| | Timer output control | Active level selection |
| 0 | Disable inversion operation | Active high |
| 1 | Enable inversion operation | Active low |

| | TOE6 | Timer output control |
|---|------|----------------------------|
| Γ | 0 | Disable output (port mode) |
| Γ | 1 | Enable output |

Caution When selecting the TM6 operation mode using TMC66 or selecting discrete/cascade connection mode using TMC64, stop the timer operation in advance. To stop the timer operation during cascade connection, clear both bit 7 (TCE5) of 8-bit timer mode control register 5 (TMC5) and bit 7 (TCE6) of TMC6.

Remarks 1. In the PWM mode, the PWM output is set to the inactive level by TCE6 = 0.

2. If LVS6 and LVR6 are read after setting data, 0 is read.

(2) Prescaler mode register 5, 6 (PRM5, PRM6)

This register sets the count clock of 8-bit timer counter 5, 6 (TM5, TM6) and the valid edge of TI5, TI6 inputs.

PRM5 and PRM6 are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PRM5 and PRM6 to 00H.

Figure 10-4. Format of Prescaler Mode Register 5 (PRM5)

Address: 0FF6CH After reset: 00H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---|---|---|---|---|-------|-------|-------|
| PRM5 | 0 | 0 | 0 | 0 | 0 | TCL52 | TCL51 | TCL50 |

| TCL52 | TCL51 | TCL50 | Count clock selection |
|-------|-------|-------|-----------------------|
| 0 | 0 | 0 | Falling edge of TI5 |
| 0 | 0 | 1 | Rising edge of TI5 |
| 0 | 1 | 0 | fxx/4 (3.13 MHz) |
| 0 | 1 | 1 | fxx/8 (1.56 MHz) |
| 1 | 0 | 0 | fxx/16 (781 kHz) |
| 1 | 0 | 1 | fxx/32 (391 kHz) |
| 1 | 1 | 0 | fxx/128 (97.6 kHz) |
| 1 | 1 | 1 | fxx/512 (24.4 kHz) |

Cautions 1. If writing data different than that of PRM5, stop the timer beforehand.

- 2. Be sure to set bits 3 to 7 of PRM5 to 0.
- 3. When specifying the valid edge of TI5 for the count clock, set the count clock to fxx/4 or below.

Remark Figures in parentheses apply to operation with fxx = 12.5 MHz.

Figure 10-5. Format of Prescaler Mode Register 6 (PRM6)

Address: 0FF6DH After reset: 00H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---|---|---|---|---|-------|-------|-------|
| PRM6 | 0 | 0 | 0 | 0 | 0 | TCL62 | TCL61 | TCL60 |

| TCL62 | TCL61 | TCL60 | Count clock selection |
|-------|-------|-------|-----------------------|
| 0 | 0 | 0 | Falling edge of TI6 |
| 0 | 0 | 1 | Rising edge of TI6 |
| 0 | 1 | 0 | fxx/4 (3.13 MHz) |
| 0 | 1 | 1 | fxx/8 (1.56 MHz) |
| 1 | 0 | 0 | fxx/16 (781 kHz) |
| 1 | 0 | 1 | fxx/32 (391 kHz) |
| 1 | 1 | 0 | fxx/128 (97.6 kHz) |
| 1 | 1 | 1 | fxx/512 (24.4 kHz) |

Cautions 1. If writing data different than that of PRM6, stop the timer beforehand.

- 2. Be sure to set bits 3 to 7 of PRM6 to 0.
- 3. When specifying the valid edge of Tl6 for the count clock, set the count clock to fxx/4 or below.

Remark Figures in parentheses apply to operation with fxx = 12.5 MHz.

10.4 Operation

10.4.1 Operation as interval timer (8-bit operation)

The timer operates as an interval timer that repeatedly generates interrupt requests at the interval of the preset count in 8-bit compare register 50, 60 (CR50, CR60).

If the count in 8-bit timer counter 5, 6 (TM5, TM6) matches the value set in CR50, CR60, the value of TM5, TM6 is cleared to 0, counting continues, and the interrupt request signals (INTTM5, INTTM6) are generated.

The TM5 and TM6 count clocks can be selected with bits 0 to 2 (TCLn0 to TCLn2) in prescaler mode register 5, 6 (PRM5, PRM6).

<Setting method>


- <1> Set each register.
 - · PRMn: Selects the count clock.
 - CRn0: Compare value
 - TMCn: Selects the clear and start mode when TMn and CRn0 match.

 $(TMCn = 0000 \times \times \times 0B, \times is don't care)$

- <2> When TCEn = 1 is set, counting starts.
- <3> When the values of TMn and CRn0 match, INTTMn is generated (TMn is cleared to 00H).
- <4> Then, INTTMn is repeatedly generated during the same interval. When counting stops, set TCEn = 0.

Figure 10-6. Timing of Interval Timer Operation (1/3)

(a) Basic operation




Remarks 1. Interval time = $(N + 1) \times t$; N = 00H to FFH


2. n = 5, 6

Figure 10-6. Timing of Interval Timer Operation (2/3)

(b) When CRn0 = 00H




(c) When CRn0 = FFH




Remark n = 5, 6

Figure 10-6. Timing of Interval Timer Operation (3/3)

(d) Operated by CRn0 transition (M < N)



(e) Operated by CRn0 transition (M > N)



Remark n = 5, 6

10.4.2 Operation as external event counter


The external event counter counts the number of external clock pulses that are input to TI5/P100 and TI6/P101 pins with 8-bit timer counter 5, 6 (TM5, TM6).

Each time a valid edge specified in prescaler mode register 5, 6 (PRM5, PRM6) is input, TM5 and TM6 are incremented. The edge setting is selected to be either a rising edge or falling edge.

If the counting of TM5 and TM6 matches the values of 8-bit compare register 50, 60 (CR50, CR60), the TM5 and TM6 are cleared to 0 and the interrupt request signal (INTTM5, INTTM6) is generated.

INTTM5 and INTTM6 are generated each time when the value of the TM5 and TM6 matches with the value of CR50 and CR60.

Figure 10-7. Timing of External Event Counter Operation (with Rising Edge Specified)



Remark N = 00H to FFH n = 5, 6

10.4.3 Operation as square wave output (8-bit resolution)

A square wave having any frequency is output at the interval preset in 8-bit compare register 50, 60 (CR50, CR60). By setting bit 0 (TOE5, TOE6) of 8-bit timer mode control register 5, 6 (TMC5, TMC6) to 1, the output state of TO5, TO6 is inverted with the count preset in CR50, CR60 as the interval. Therefore, a square wave output having any frequency (duty cycle = 50 %) is possible.

<Setting method>

- <1> Set the registers.
 - Set the port latch, which also functions as a timer output pin and the port mode register, to 0.
 - · PRMn: Select the count clock.
 - CRn0: Compare value
 - TMCn: Clear and start mode when TMn and CRn0 match.

| LVSn | LVRn | Timer Output Control by Software |
|------|------|----------------------------------|
| 1 | 0 | High level output |
| 0 | 1 | Low level output |

Inversion of timer output enabled

Timer output enabled \rightarrow TOEn = 1

- <2> When TCEn = 1 is set, the counter starts operating.
- <3> If the values of TMn and CRn0 match, the timer output inverts. Also, INTTMn is generated and TMn is cleared to 00H.
- <4> Then, the timer output is inverted for the same interval to output a square wave from TOn.

10.4.4 Operation as 8-bit PWM output

By setting bit 6 (TMC56, TMC66) of 8-bit timer mode control register 5, 6 (TMC5, TMC6) to 1, the timer operates as a PWM output.

Pulses with the duty cycle determined by the value set in 8-bit compare register 50, 60 (CR50, CR60) is output from TO5, TO6.

Set the width of the active level of the PWM pulse in CR50, CR60. The active level can be selected by bit 1 (TMC51, TMC61) in TMC5, TMC6.

The count clock can be selected by bits 0 to 2 (TCLn0 to TCLn2) of prescaler mode register 5, 6 (PRM5, PRM6). The PWM output can be enabled and disabled by bit 0 (TOE5, TOE6) of TMC5, TMC6.

(1) Basic operation of the PWM output

<Setting method>


- <1> Set the port latch, which also functions as a timer output pin and the port mode register, to 0.
- <2> Set the active level width in the 8-bit compare register (CRn0).
- <3> Select the count clock in prescaler mode register n (PRMn).
- <4> Set the active level in bit 1 (TMCn1) of TMCn.
- <5> Set bit 0 of TMCn (TOEn) to 1 to enable timer output.
- <6> If bit 7 (TCEn) of TMCn is set to 1, counting starts. When counting stops, set TCEn to 0.

<PWM output operation>


- <1> When counting starts, the PWM output (output from TOn) outputs the inactive level until an overflow occurs.
- <2> When the overflow occurs, the active level is output. The active level is output until CRn0 and the count of 8-bit timer counter n (TMn) match.
- <3> The PWM output after CRn and the count match is the inactive level until an overflow occurs again.
- <4> Steps <2> and <3> repeat until counting stops.
- <5> If counting is stopped by TCEn = 0, the PWM output goes to the inactive level.

Figure 10-8. Timing of PWM Output

(a) Basic operation (active level = H)



(b) When CRn0 = 0



(c) When CRn0 = FFH






Figure 10-9. Timing of Operation Based on CRn0 Transitions


(a) When the CRn0 value changes from N to M before TMn overflows



(b) When the CRn0 value changes from N to M after TMn overflows



(c) When the CRn0 value changes from N to M during two clocks (00H, 01H) immediately after TMn overflows



Remarks 1. n = 1, 2

2. CRn0(M): Master side, CRn0(S): Slave side

10.4.5 Operation as interval timer (16-bit operation)

Cascade connection (16-bit timer) mode

By setting bit 4 (TMC64) of 8-bit timer mode control register 6 (TMC6) to 1, the timer enters the timer/counter mode with 16-bit resolution.

With the count preset in 8-bit compare register 50, 60 (CR50, CR60) as the interval, the timer operates as an interval timer by repeatedly generating interrupt requests.

<Setting method>

- <1> Set each register.
 - PRM5: TM5 selects the count clock. TM6 connected in cascade are not used in setting.
 - CRn0: Compare values (Each compare value can be set from 00H to FFH.)
 - TMCn: Select the clear and start mode when TMn and CRn0 match.

- <2> Setting TCE6 = 1 for TMC6 and finally setting TCE5 = 1 in TMC5 starts the count operation.
- <3> If the values of TMn of all timers connected in cascade and CRn0 match, the INTTM5 of TM5 is generated. (TM5 and TM6 are cleared to 00H.)
- <4> INTTM5 are repeatedly generated at the same interval.

Cautions 1. Always set the compare register (CR50, CR60) after stopping timer operation.

- 2. If TM6 count matches CR60 even when used in a cascade connection, INTTM6 of TM6 is generated. Always mask TM6 in order to disable interrupts.
- 3. The TCE5, TCE6 setting begins at TM6. Set the TM5 last.
- 4. Restarting and stopping the count is possible by setting 1 or 0 only in TCE5 of TMC5. Note, however, that bit 7 (TCE5) of TMC5 and bit 7 (TCE6) of TMC6 must be cleared when setting compare registers CR50 and CR60.

Figure 10-10 shows a timing example of the cascade connection mode with 16-bit resolution.




Figure 10-10. Cascade Connection Mode with 16-Bit Resolution

10.5 Cautions

(1) Error when the timer starts

The time until the match signal is generated after the timer starts has a maximum error of one clock. The reason is the starting of 8-bit timer counter 5, 6 (TM5, TM6) is asynchronous with respect to the count pulse.





Figure 10-11. Start Timing of 8-Bit Timer Counter

(2) Operation after the compare register is changed while the timer is counting

If the value after 8-bit compare register 50, 60 (CR50, CR60) changes is less than the value of the 8-bit timer counter (TM5, TM6), counting continues, overflows, and counting starts again from 0. Consequently, when the value (M) after CR50, CR60 changes is less than the value (N) before the change, the timer must restart after CR50, CR60 changes.

Figure 10-12. Timing After Compare Register Changes During Timer Counting



Caution Except when the TI5, TI6 input is selected, always set TCE5 = 0, TCE6 = 0 before setting the STOP mode.

Remark N > X > M

(3) TM5, TM6 read out during timer operation

Since the count clock stops temporarily when TM5 and TM6 are read during operation, select for the count clock a waveform with a high and low level that exceed 2 cycles of the CPU clock.

When reading TM5 and TM6 in cascade connection mode, to avoid reading while the count is changing, take measures such as obtaining a count match by reading twice using software.

CHAPTER 11 8-BIT TIMER/EVENT COUNTER 7, 8

11.1 Functions

8-bit timer/event counter 7, 8 (TM7, TM8) have the following two modes.

- · Mode using 8-bit timer/event counter 7, 8 (TM7, TM8) alone (individual mode)
- · Mode using the cascade connection (16-bit resolution: cascade connection mode)

These two modes are described next.

(1) Mode using 8-bit timer/event counter 7, 8 alone (individual mode)

The timer operates as an 8-bit timer/event counter.

It can have the following functions.

- Interval timer
- · External event counter
- · Square wave output
- · PWM output

(2) Mode using the cascade connection (16-bit resolution: cascade connection mode)

The timer operates as a 16-bit timer/event counter by connecting in cascade. It can have the following functions.

- · Interval timer with 16-bit resolution
- · External event counter with 16-bit resolution
- · Square wave output with 16-bit resolution

11.2 Configuration

8-bit timer/event counter 7, 8 are constructed from the following hardware.

Table 11-1. 8-Bit Timer/Event Counter 7, 8 Configuration

| Item | Configuration |
|------------------|---|
| Timer counter | 8 bits × 2 (TM7, TM8) |
| Register | 8 bits × 2 (CR70, CR80) |
| Timer output | 2 (TO7, TO8) |
| Control register | 8-bit timer mode control register 7 (TMC7) 8-bit timer mode control register 8 (TMC8) Prescaler mode register 7 (PRM7) Prescaler mode register 8 (PRM8) |

Figure 11-1. Block Diagram of 8-Bit Timer/Event Counter 7, 8 (1/2)

(1) 8-bit timer/event counter 7





Figure 11-1. Block Diagram of 8-Bit Timer/Event Counter 7, 8 (2/2)

(1) 8-bit timer/event counter 8



(1) 8-bit timer counter 7, 8 (TM7, TM8)

TM7 and TM8 are 8-bit read-only registers that count the count pulses.

The counter is incremented synchronous to the rising edge of the count clock. When the count is read out during operation, the count clock input temporarily stops and the count is read at that time. In the following cases, the count becomes 00H.

- <1> RESET is input.
- <2> TCEn is cleared.
- <3> TMn and CRn0 match in the clear and start mode.

Caution In a cascade connection, the count becomes 00H by clearing bit 7 (TCE7) of 8-bit timer mode control register 7 (TMC7) and bit 7 (TCE8) of 8-bit timer mode control register 8 (TMC8).

Remark n = 7, 8

(2) 8-bit compare register (CR70, CR80)

The value set in CR70 and CR80 are compared to the count in 8-bit timer counter 7 (TM7) and 8-bit timer counter 8 (TM8), respectively. If the two values match, interrupt requests (INTTM7, INTTM8) is generated (except in the PWM mode).

The values of CR70 and CR80 can be set in the range of 00H to FFH, and can be written during counting.

Caution While the timers are connected in cascade, always set data after stopping the timer. To stop timer operation, clear both bit 7 of TMC7 (TCE7) and bit 7 of TMC8 (TCE8).

11.3 Control Registers

The following four registers control 8-bit timer/event counter 7, 8.

- 8-bit timer mode control register 7, 8 (TMC7, TMC8)
- · Prescaler mode register 7, 8 (PRM7, PRM8)

(1) 8-bit timer mode control register 7, 8 (TMC7, TMC8)

The TMC7 and TMC8 registers make the following six settings.

- <1> Controls the counting for 8-bit timer counter 7, 8 (TM7, TM8)
- <2> Selects the operating mode of 8-bit timer counter 7, 8 (TM7, TM8)
- <3> Selects the individual mode or cascade mode
- <4> Sets the state of the timer output
- <5> Controls the timer output or selects the active level during the PWM (free-running) mode
- <6> Controls timer output

TMC7 and TMC8 are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TMC7 and TMC8 to 00H.

Figures 11-2 and 11-3 show the TMC7 format and TMC8 format respectively.

Figure 11-2. Format of 8-Bit Timer Mode Control Register 7 (TMC7)

Address: 0FF6AH After reset: 00H R/W

| Symbol | <7> | 6 | 5 | 4 | <3> | <2> | 1 | <0> |
|--------|------|-------|---|---|------|------|-------|------|
| TMC7 | TCE7 | TMC76 | 0 | 0 | LVS7 | LVR7 | TMC71 | TOE7 |

| TCE7 | TM7 count control |
|------|--|
| 0 | Counting is disabled (prescaler disabled) after the counter is cleared to 0. |
| 1 | Start counting |

| | TMC76 | TM7 operating mode selection |
|---------------------------|-------|---|
| | 0 | Clear and start mode when TM7 and CR70 match. |
| 1 PWM (free-running) mode | | PWM (free-running) mode |

| LVS7 | LVR7 | Timer output control by software |
|------|------|----------------------------------|
| 0 | 0 | No change |
| 0 | 1 | Reset (to 0). |
| 1 | 0 | Set (to 1). |
| 1 | 1 | Setting prohibited |

| TMC71 | Other than PWM mode (TMC76 = 0) | PWM mode (TMC76 = 1) |
|-------|---------------------------------|------------------------|
| | Timer output control | Active level selection |
| 0 | Disable inversion operation | Active high |
| 1 | Enable inversion operation | Active low |

| TOE7 | Timer output control |
|------|----------------------------|
| 0 | Disable output (port mode) |
| 1 | Enable output |

Caution When selecting the TM7 operation mode using TMC76, stop the timer operation in advance.

Remarks 1. In the PWM mode, the PWM output is set to the inactive level by TCE7 = 0.

2. If LVS7 and LVR7 are read after setting data, 0 is read.

Figure 11-3. Format of 8-Bit Timer Mode Control Register 8 (TMC8)

Address: 0FF6BH After reset: 00H R/W

| Symbol | <7> | 6 | 5 | 4 | <3> | <2> | 1 | <0> |
|--------|------|-------|---|-------|------|------|-------|------|
| TMC8 | TCE8 | TMC86 | 0 | TMC84 | LVS8 | LVR8 | TMC81 | TOE8 |

| TCE8 | TM8 count control |
|------|--|
| 0 | Counting is disabled (prescaler disabled) after the counter is cleared to 0. |
| 1 | Start counting |

| TMC86 | TM8 operating mode selection |
|-------|--|
| 0 | Clear and start mode when TM8 and CR80 match |
| 1 | PWM (free-running) mode |

| TMC84 | Individual mode or cascade connection mode selection |
|-------|--|
| 0 | Individual mode |
| 1 | Cascade connection mode (connection with TM7) |

| LVS8 | LVR8 | Timer output control by software |
|------|------|----------------------------------|
| 0 | 0 | No change |
| 0 | 1 | Reset (to 0) |
| 1 | 0 | Set (to 1) |
| 1 | 1 | Setting prohibited |

| TMC81 | Other than PWM mode (TMC86 = 0) | PWM mode (TMC86 = 1) |
|-------|---------------------------------|------------------------|
| | Timer output control | Active level selection |
| 0 | Disable inversion operation | Active high |
| 1 | Enable inversion operation | Active low |

| TOE8 | Timer output control |
|------|----------------------------|
| 0 | Disable output (port mode) |
| 1 | Enable output |

Caution When selecting the TM8 operation mode using TMC86 or selecting the discrete/cascade connection mode using TMC84, stop the timer operation in advance. To stop the timer operation during cascade connection, clear both bit 7 (TCE7) of 8-bit timer mode control register 7 (TMC7) and bit 7 (TCE8) of TMC8.

Remarks 1. In the PWM mode, the PWM output is set to the inactive level by TCE8 = 0.

2. If LVS8 and LVR8 are read after setting data, 0 is read.

(2) Prescaler mode register 7, 8 (PRM7, PRM8)

This register sets the count clock of 8-bit timer counter 7, 8 (TM7, TM8) and the valid edge of TI7, TI8 inputs.

PRM7 and PRM8 are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PRM7 and PRM8 to 00H.

Figure 11-4. Format of Prescaler Mode Register 7 (PRM7)

Address: 0FF6EH After reset: 00H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---|---|---|---|---|-------|-------|-------|
| PRM7 | 0 | 0 | 0 | 0 | 0 | TCL72 | TCL71 | TCL70 |

| TCL72 | TCL71 | TCL70 | Count clock selection |
|-------|-------|-------|-----------------------|
| 0 | 0 | 0 | Falling edge of TI7 |
| 0 | 0 | 1 | Rising edge of TI7 |
| 0 | 1 | 0 | fxx/4 (3.13 MHz) |
| 0 | 1 | 1 | fxx/8 (1.56 MHz) |
| 1 | 0 | 0 | fxx/16 (781 kHz) |
| 1 | 0 | 1 | fxx/32 (391 kHz) |
| 1 | 1 | 0 | fxx/128 (97.6 kHz) |
| 1 | 1 | 1 | fxx/512 (24.4 kHz) |

Cautions 1. If writing data different than that of PRM7 is written, stop the timer beforehand.

- 2. Be sure to set bits 3 to 7 of PRM7 to 0.
- 3. When specifying the valid edge of TI7 for the count clock, set the count clock to fxx/4 or below.

Remark Figures in parentheses apply to operation with fxx = 12.5 MHz.

Figure 11-5. Format of Prescaler Mode Register 8 (PRM8)

Address: 0FF6FH After reset: 00H R/W

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---|---|---|---|---|-------|-------|-------|
| PRM8 | 0 | 0 | 0 | 0 | 0 | TCL82 | TCL81 | TCL80 |

| TCL82 | TCL81 | TCL80 | Count clock selection |
|-------|-------|-------|-----------------------|
| 0 | 0 | 0 | Falling edge of TI8 |
| 0 | 0 | 1 | Rising edge of TI8 |
| 0 | 1 | 0 | fxx/4 (3.13 MHz) |
| 0 | 1 | 1 | fxx/8 (1.56 MHz) |
| 1 | 0 | 0 | fxx/16 (781 kHz) |
| 1 | 0 | 1 | fxx/32 (391 kHz) |
| 1 | 1 | 0 | fxx/128 (97.6 kHz) |
| 1 | 1 | 1 | fxx/512 (24.4 kHz) |

Cautions 1. If writing data different than that of PRM8 is written, stop the timer beforehand.

- 2. Be sure to set bits 3 to 7 of PRM8 to 0.
- 3. When specifying the valid edge of TI8 for the count clock, set the count clock to fxx/4 or below.

Remark Figures in parentheses apply to operation with fxx = 12.5 MHz.

11.4 Operation

11.4.1 Operation as interval timer (8-bit operation)

The timer operates as an interval timer that repeatedly generates interrupt requests at the interval of the preset count in 8-bit compare register 70, 80 (CR70, CR80).

If the count in 8-bit timer counter 7, 8 (TM7, TM8) matches the value set in CR70, CR80, simultaneous to clearing the value of TM7, TM8 to 0 and continuing the count, the interrupt request signal (INTTM7, INTTM8) is generated.

The TM7 and TM8 count clocks can be selected with bits 0 to 2 (TCLn0 to TCLn2) in prescaler mode register 7, 8 (PRM7, PRM8).

<Setting method>


- <1> Set each register.
 - · PRMn: Selects the count clock.
 - CRn0: Compare value
 - TMCn: Selects the clear and start mode when TMn and CRn0 match.

 $(TMCn = 0000 \times \times \times 0B, \times is don't care)$

- <2> When TCEn = 1 is set, counting starts.
- <3> When the values of TMn and CRn0 match, INTTMn is generated (TMn is cleared to 00H).
- <4> Then, INTTMn is repeatedly generated during the same interval. When counting stops, set TCEn = 0.

Figure 11-6. Timing of Interval Timer Operation (1/3)

(a) Basic operation




Remarks 1. Interval time = $(N + 1) \times t$; N = 00H to FFH


2. n = 7, 8

Figure 11-6. Timing of Interval Timer Operation (2/3)

(b) When CRn0 = 00H




(c) When CRn0 = FFH




Remark n = 7, 8

Figure 11-6. Timing of Interval Timer Operation (3/3)

(d) Operated by CRn0 transition (M < N)



(e) Operated by CRn0 transition (M > N)



11.4.2 Operation as external event counter


The external event counter counts the number of external clock pulses that are input to TI7/P102 and TI8/P103 pins with 8-bit timer counter 7, 8 (TM7, TM8).

Each time a valid edge specified in prescaler mode register 7, 8 (PRM7, PRM8) is input, TM7 and TM8 are incremented. The edge setting is selected to be either a rising edge or falling edge.

If the counting of TM7 and TM8 matches with the values of 8-bit compare register 70, 80 (CR70, CR80), the TM7 and TM8 are cleared to 0 and the interrupt request signal (INTTM7, INTTM8) is generated.

INTTM7 and INTTM8 are generated each time when the value of the TM7 and TM8 matches with the value of CR70 and CR80.

Figure 11-7. Timing of External Event Counter Operation (with Rising Edge Specified)



Remark N = 00H to FFH n = 7, 8

11.4.3 Operation as square wave output (8-bit resolution)

A square wave having any frequency is output at the interval preset in 8-bit compare register 70, 80 (CR70, CR80). By setting bit 0 (TOE7, TOE8) of 8-bit timer mode control register 7, 8 (TMC7, TMC8) to 1, the output state of TO7, TO8 is inverted with the count preset in CR70, CR80 as the interval. Therefore, a square wave output having any frequency (duty cycle = 50 %) is possible.

<Setting method>

- <1> Set the registers.
 - · Set the port latch, which also functions as a timer output pin and the port mode register, to 0.
 - PRMn: Select the count clock.
 - CRn0: Compare value
 - TMCn: Clear and start mode when TMn and CRn0 match.

| LVSn | LVRn | Timer Output Control by Software | |
|------|------|----------------------------------|--|
| 1 | 0 | High level output | |
| 0 | 1 | Low level output | |

Inversion of timer output enabled Timer output enabled \rightarrow TOEn = 1

- <2> When TCEn = 1 is set, the counter starts operating.
- <3> If the values of TMn and CRn0 match, the timer output inverts. Also, INTTMn is generated and TMn is cleared to 00H.
- <4> Then, the timer output is inverted for the same interval to output a square wave from TOn.

11.4.4 Operation as 8-bit PWM output

By setting bit 6 (TMC76, TMC86) of 8-bit timer mode control register 7, 8 (TMC7, TMC8) to 1, the timer operates as a PWM output.

Pulses with the duty cycle determined by the value set in 8-bit compare register 70, 80 (CR70, CR80) is output from TO7, TO8.

Set the width of the active level of the PWM pulse in CR70, CR80. The active level can be selected by bit 1 (TMC71, TMC81) in TMC7, TMC8.

The count clock can be selected by bits 0 to 2 (TCLn0 to TCLn2) of prescaler mode register 7, 8 (PRM7, PRM8). The PWM output can be enabled and disabled by bit 0 (TOE7, TOE8) of TMC7, TMC8.

(1) Basic operation of the PWM output

<Setting method>

- <1> Set the port latch, which also functions as a timer output pin and the port mode register, to 0.
- <2> Set the active level width in the 8-bit compare register (CRn0).
- <3> Select the count clock in prescaler mode register n (PRMn).
- <4> Set the active level in bit 1 (TMCn1) of TMCn.
- <5> Set bit 0 of TMCn (TOEn) to 1 to enable timer output.
- <6> If bit 7 (TCEn) of TMCn is set to 1, counting starts. When counting stops, set TCEn to 0.


<PWM output operation>

- <1> When counting starts, the PWM output (output from TOn) outputs the inactive level until an overflow occurs.
- <2> When the overflow occurs, the active level is output. The active level is output until CRn0 and the count of 8-bit timer counter n (TMn) match.
- <3> The PWM output after CRn0 and the count match is the inactive level until an overflow occurs again.
- <4> Steps <2> and <3> repeat until counting stops.
- <5> If counting is stopped by TCEn = 0, the PWM output goes to the inactive level.


Remark n = 7, 8

Figure 11-8. Timing of PWM Output


(a) Basic operation (active level = H)



(b) When CRn0 = 0




(c) When CRn0 = FFH




Remark n = 7, 8

Figure 11-9. Timing of Operation Based on CRn0 Transitions


(a) When the CRn0 value changes from N to M before TMn overflows



(b) When the CRn0 value changes from N to M after TMn overflows



(c) When the CRn0 value changes from N to M during two clocks (00H, 01H) immediately after TMn overflows



Remarks 1. n = 7, 8

2. CRn0 (M): Master side, CRn0 (S): Slave side

11.4.5 Operation as interval timer (16-bit operation)

Cascade connection (16-bit timer) mode

By setting bit 4 (TMC84) of 8-bit timer mode control register 8 (TMC8) to 1, the timer enters the timer/counter mode with 16-bit resolution.

With the count preset in 8-bit compare register 70, 80 (CR70, CR80) as the interval, the timer operates as an interval timer by repeatedly generating interrupt requests.

<Setting method>

- <1> Set each register.
 - PRM7: TM7 selects the count clock. TM8 connected in cascade are not used in setting.
 - CRn0: Compare values (Each compare value can be set from 00H to FFH.)
 - TMCn: Select the clear and start mode when TMn and CRn0 match.

- <2> Setting TCE8 = 1 for TMC8 and finally setting TCE7 = 1 in TMC7 starts the count operation.
- <3> If the values of TMn of all timers connected in cascade and CRn0 match, the INTTM7 of TM7 is generated. (TM7 and TM8 are cleared to 00H.)
- <4> INTTM7 are repeatedly generated at the same interval.
 - Cautions 1. Always set the compare register (CR70, CR80) after stopping timer operation.
 - 2. If TM8 count matches CR80 even when used in a cascade connection, INTTM8 of TM8 is generated. Always mask TM8 in order to disable interrupts.
 - 3. The TCE7, TCE8 setting begins at TM8. Set the TM7 last.
 - 4. Restarting and stopping the count is possible by setting 1 or 0 only in TCE7 of TMC7. Note, however, that bit 7 (TCE7) of TMC7 and bit 7 (TCE8) of TMC8 must be cleared when setting compare registers CR70 and CR80.

Figure 11-10 shows a timing example of the cascade connection mode with 16-bit resolution.




Figure 11-10. Cascade Connection Mode with 16-Bit Resolution

11.5 Cautions

(1) Error when the timer starts

The time until the match signal is generated after the timer starts has a maximum error of one clock. The reason is the starting of 8-bit timer counter 7, 8 (TM7, TM8) is asynchronous with respect to the count pulse.





Figure 11-11. Start Timing of 8-Bit Timer Counter Register

(2) Operation after the compare register is changed while the timer is counting

If the value after 8-bit compare register 70, 80 (CR70, CR80) changes is less than the value of the 8-bit timer counter (TM7, TM8), counting continues, overflows, and counting starts again from 0. Consequently, when the value (M) after CR70, CR80 changes is less than the value (N) before the change, the timer must restart after CR70, CR80 changes.

Figure 11-12. Timing After Compare Register Changes During Timer Counting



Caution Except when the TI7, TI8 input is selected, always set TCE7 = 0, TCE8 = 0 before setting the STOP mode.

Remark N > X > M

(3) TM7, TM8 read out during timer operation

Since the count clock stops temporarily when TM7 and TM8 are read during operation, select for the count clock a waveform with a high and low level that exceed 2 cycles of the CPU clock.

When reading TM7 and TM8 in cascade connection mode, to avoid reading while the count is changing, take measures such as obtaining a count match by reading twice using software.

CHAPTER 12 WATCH TIMER

12.1 Function

The watch timer has the following functions:

- · Watch timer
- · Interval timer

The watch timer and interval timer functions can be used at the same time.

(1) Watch timer

The watch timer generates an interrupt request (INTWT) at time intervals of 0.5 seconds by using the main system clock of 4.19 MHz or subsystem clock of 32.768 kHz.

Caution The time interval of 0.5 seconds cannot be created with the 12.5 MHz main system clock.

Use the 32.768 kHz subsystem clock to create the 0.5-second time interval.

(2) Interval timer

The watch timer generates an interrupt request (INTTM3) at time intervals specified in advance.

Table 12-1. Interval Time of Interval Timer

| Interval Time | fxx = 12.5 MHz | fxx = 4.19 MHz | fxt = 32.768 kHz |
|-------------------------|----------------|----------------|------------------|
| $2^{11} \times 1/fxx$ | 164 μs | 488 μs | 488 μs |
| 2 ¹² × 1/fxx | 328 μs | 977 μs | 977 μs |
| $2^{13} \times 1/fxx$ | 655 μs | 1.95 ms | 1.95 ms |
| $2^{14} \times 1/fxx$ | 1.31 ms | 3.91 ms | 3.91 ms |
| $2^{15} \times 1/fxx$ | 2.62 ms | 7.81 ms | 7.81 ms |
| $2^{16} \times 1/fxx$ | 5.24 ms | 15.6 ms | 15.6 ms |

Remark fxx: Main system clock frequency

fxT: Subsystem clock oscillation frequency


12.2 Configuration

The watch timer consists of the following hardware.

Table 12-2. Configuration of Watch Timer

| Item | Configuration | |
|--|---------------|--|
| Counter | 5 bits × 1 | |
| Prescaler | 9 bits × 1 | |
| Control register Watch timer mode control register (WTM) | | |

Figure 12-1. Block Diagram of Watch Timer



Remark fxx: Main system clock frequency

fxT: Subsystem clock oscillation frequency

12.3 Control Register

Watch timer mode control register (WTM)

This register enables or disables the count clock and operation of the watch timer, sets the interval time of the prescaler, controls the operation of the 5-bit counter, and sets the set time of the watch flag.

WTM is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets WTM to 00H.

Figure 12-2. Format of Watch Timer Mode Control Register (WTM)

Address: 0FF9CH After reset: 00H R/W Symbol 6 7 5 4 3 2 <1> <0> WTM6 WTM WTM7 WTM5 WTM4 WTM3 0 WTM1 WTM0

| WTM7 | Selects count clock of watch timer | |
|------|---|--|
| 0 | Main system clock (fxx/2 ⁷) | |
| 1 | Subsystem clock (fxт) | |

| WTM6 | WTM5 | WTM4 | Selects interval time of prescaler | |
|------------------|------|------|------------------------------------|--|
| 0 | 0 | 0 | 2 ⁴ /fw (488 μs) | |
| 0 | 0 | 1 | 2 ⁵ /fw (977 μs) | |
| 0 | 1 | 0 | 2 ⁶ /fw (1.95 ms) | |
| 0 | 1 | 1 | 2 ⁷ /fw (3.91 ms) | |
| 1 | 0 | 0 | 2 ⁸ /fw (7.81 ms) | |
| 1 | 0 | 1 | 2 ⁹ /fw (15.6 ms) | |
| Other than above | | ve | Setting prohibited | |

| WTM3 | Selects set time of watch flag |
|------|--------------------------------|
| 0 | 2 ¹⁴ /fw (0.5 s) |
| 1 | 2 ⁵ /fw (977 μs) |

| WTM1 | Controls operation of 5-bit counter | |
|------|-------------------------------------|--|
| 0 | Clear after operation stop | |
| 1 | Start | |

| WTM0 | Enables operation of watch timer | |
|------|---|--|
| 0 | Operation stop (clear both prescaler and timer) | |
| 1 | Operation enable | |

Cautions 1. Stop the timer operation before overwriting WTM.

2. Do not overwrite WTM when both the watch timer and interval timer are being used. If the timer is stopped to overwrite WTM, both the prescaler and timer are cleared, causing an error to occur in the watch timer interrupt (INTWT).

Remarks 1. fw: Watch timer clock frequency (fxx/2⁷ or fxT)

fxx: Main system clock frequency

fxT: Subsystem clock oscillation frequency

2. Figures in parentheses apply to operation with fw = 32.768 kHz.

12.4 Operation

12.4.1 Operation as watch timer

The watch timer operates with time intervals of 0.5 seconds with the main system clock (4.19 MHz) or subsystem clock (32.768 kHz).

The watch timer generates an interrupt request (INTWT) at fixed time intervals.

The count operation of the watch timer is started when bits 0 (WTM0) and 1 (WTM1) of the watch timer mode control register (WTM) are set to 1. When these bits are cleared to 0, the 5-bit counter is cleared, and the watch timer stops the count operation.

Only the watch timer can be started from zero seconds by clearing WTM1 to 0 when the interval timer operates at the same time. In this case, however, the 9-bit prescaler is not cleared. Therefore, an error of up to 1/fw or $2^9 \times 1/\text{fw}$ occurs at the first overflow (INTWT) after the watch timer has been started from zero seconds.

12.4.2 Operation as interval timer

The watch timer can also be used as an interval timer that repeatedly generates an interrupt request (INTTM3) at intervals specified by a count value set in advance.

The interval time can be selected by bits 4 to 6 (WTM4 to WTM6) of the watch timer mode control register (WTM).

| WTM6 | WTM5 | WTM4 | Interval time | fxx = 12.5 MHz | fxx = 4.19 MHz | fxt = 32.768 kHz |
|------------------|------|------|-----------------------|----------------|----------------|------------------|
| 0 | 0 | 0 | $2^4 \times 1/f_W$ | 164 μs | 488 μs | 488 μs |
| 0 | 0 | 1 | $2^5 \times 1/f_W$ | 328 μs | 977 μs | 977 μs |
| 0 | 1 | 0 | $2^6 \times 1/f_W$ | 655 μs | 1.95 ms | 1.95 ms |
| 0 | 1 | 1 | $2^7 \times 1/f_W$ | 1.31 ms | 3.91 ms | 3.91 ms |
| 1 | 0 | 0 | 2 ⁸ × 1/fw | 2.62 ms | 7.81 ms | 7.81 ms |
| 1 | 0 | 1 | 2 ⁹ × 1/fw | 5.24 ms | 15.6 ms | 15.6 ms |
| Other than above | | | Setting prohibited | | | |

Table 12-3. Interval Time of Interval Timer

Cautions 1. Stop the timer operation before overwriting WTM.

2. Do not overwrite WTM when both the watch timer and interval timer are being used. If the timer is stopped to overwrite WTM, both the prescaler and timer are cleared, causing an error to occur in the watch timer interrupt (INTWT).

Remark fw: Watch timer clock frequency (fxx/2⁷ or fxT)

fxx: Main system clock frequency

fxr: Subsystem clock oscillation frequency




Figure 12-3. Operation Timing of Watch Timer/Interval Timer

Caution When enabling operation of the watch timer mode control register (WTM), watch timer, and 5-bit counter, the time until the first watch timer interrupt request (INTWT) is generated is not exactly the same time as set by bits 4 to 6 of WTM (WTM4 to WTM6). This is because the 5-bit counter starts counting 1 cycle after 9-bit prescaler output. Following the first INTWT generation, the INTWT signal is generated at the set interval time.

Remark n: Number of interval timer operations

CHAPTER 13 WATCHDOG TIMER

The watchdog timer detects runaway programs.

Program or system errors are detected by the generation of watchdog timer interrupts. Therefore, at each location in the program, the instruction that clears the watchdog timer (starts the count) within a constant time is input.

If the watchdog timer overflows without executing the instruction that clears the watchdog timer within the set period, a watchdog timer interrupt (INTWDT) is generated to signal a program error.

13.1 Configuration

Figure 13-1 shows a block diagram of the watchdog timer.

RUNNote HALT IDLE STOP Clear signal Fclk/217

| Folk/221 | Fclk/220 | Folk/217 | Folk/217

Figure 13-1. Watchdog Timer Block Diagram

Note Write 1 to bit 7 (RUN) of the watchdog timer mode register (WDM).

Remark fclk: Internal system clock (fxx to fxx/8), and subsystem clock

13.2 Control Register

Watchdog timer mode register (WDM)

The WDM is the 8-bit register that controls watchdog timer operation.

To prevent the watchdog timer from erroneously clearing this register due to a runaway program, this register is only written by a special instruction. This special instruction has a special code format (4 bytes) in the MOV WDM, #byte instruction. Writing takes place only when the third and fourth op codes are mutual 1's complements. If the third and fourth op codes are not mutual 1's complements and not written, the operand error interrupt is generated. In this case, the return address saved in the stack is the address of the instruction that caused the error. Therefore, the address that caused the error can be identified from the return address saved in the stack. If returning by simply using the RETB instruction from the operand error, an infinite loop results.

Since an operand error interrupt is generated only when the program is running wild (the correct special instruction is only generated when MOV WDM, #byte is described in the RA78K4 NEC Electronics assembler), make the program initialize the system.

Other write instructions (MOV WDM, A; AND WDM, #byte; SET1 WDM.7, etc.) are ignored and nothing happens. In other words, WDM is not written, and interrupts, such as operand error interrupts, are not generated.

After a system reset (RESET input), when the watchdog timer starts (when the RUN bit is set to 1), the WDM contents cannot change. Only a reset can stop the watchdog timer. The watchdog timer can be cleared by a special instruction.

The WDM can be read by 8-bit data transfer instructions.

RESET input sets WDM to 00H.

Figure 13-2 shows the WDM format.

Figure 13-2. Watchdog Timer Mode Register (WDM) Format

| Address: 0FFC2H After reset: 00H | | | R/W | | | | | |
|----------------------------------|-----|---|-----|------|---|------|------|---|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| WDM | RUN | 0 | 0 | WDT4 | 0 | WDT2 | WDT1 | 0 |

| RUN | Watchdog timer operation setting | |
|-----|--|--|
| 0 | Stops the watchdog timer. | |
| 1 | Clears the watchdog timer and starts counting. | |

| WDT4 | Watchdog timer interrupt request priority |
|------|--|
| 0 | Watchdog timer interrupt request < NMI pin input interrupt request |
| 1 | Watchdog timer interrupt request > NMI pin input interrupt request |

| WDT2 | WDT1 | Count clock | Overflow time [ms] (fclk = 12.5 MHz) |
|------|------|----------------------|---|
| 0 | 0 | fclk/2 ¹⁷ | 10.5 |
| 0 | 1 | fcLK/2 ¹⁹ | 41.9 |
| 1 | 0 | fcLK/2 ²⁰ | 83.9 |
| 1 | 1 | fclк/2 ²¹ | 167.8 |

- Cautions 1. Only the special instruction (MOV WDM, #byte) can write to the watchdog timer mode register (WDM).
 - 2. When writing to WDM to set the RUN bit to 1, write the same value every time. Even if different values are written, the contents written the first time cannot be updated.
 - 3. When the RUN bit is set to 1, it cannot be reset to 0 by the software.

Remark fclk: Internal system clock (fxx to fxx/8), and subsystem clock

13.3 Operations

13.3.1 Count operation

The watchdog timer is cleared by setting the RUN bit of the watchdog timer mode register (WDM) to 1 to start counting. After the RUN bit is set to 1, when the overflow time set by bits WDT2 and WDT1 in WDM has elapsed, a non-maskable interrupt (INTWDT) is generated.

If the RUN bit is reset to 1 before the overflow time elapses, the watchdog timer is cleared, and counting restarts.

13.3.2 Interrupt priority order

The watchdog timer interrupt (INTWDT) can be specified as either maskable or non-maskable according to the interrupt selection control register (SNMI) setting. When writing 0 to bit 1 (SDWT) of SNMI, the watchdog timer interrupt can be used as a non-maskable interrupt. In addition to the INTWDT, the non-maskable interrupts include the interrupt (NMI) from the NMI pin. By setting bit 4 of the watchdog timer mode register (WDM), the acceptance order when INTWDT and NMI are simultaneously generated can be set.

If accepting NMI is given priority, even if INTWDT is generated in an NMI processing program that is executing, INTWDT is not accepted, but is accepted after the NMI processing program ends.

13.4 Cautions

13.4.1 General cautions when using watchdog timer

- (1) The watchdog timer is one way to detect runaway operation, but all runaway operations cannot be detected. Therefore, in a device that particularly demands reliability, the runaway operation must be detected early not only by the on-chip watchdog timer but by an externally attached circuit; and when returning to the normal state or while in the stable state, processing like stopping the operation must be possible.
- (2) The watchdog timer cannot detect runaway operation in the following cases.
 - <1> When the watchdog timer is cleared in a timer interrupt servicing program
 - <2> When there are successive temporary stores of interrupt requests and macro services (see 23.9 When Interrupt Requests and Macro Service Are Temporarily Held Pending)
 - <3> When runaway operation is caused by logical errors in the program (when each module in the program operates normally, but the entire system does not operate properly), and when the watchdog timer is periodically cleared
 - <4> When the watchdog timer is periodically cleared by an instruction group that is executed during runaway operation
 - <5> When the STOP, HALT, or IDLE mode is the result of runaway operation
 - <6> When the watchdog timer also runs wild when the CPU runs wild because of introduced noise

In cases <1>, <2>, and <3>, detection becomes possible by correcting the program.

In case <4>, the watchdog timer can be cleared only by the 4-byte special instruction. Similarly in <5>, if there is no 4-byte special instruction, the STOP, HALT, or IDLE mode cannot be set. Since the result of the runaway operation is to enter state <2>, three or more bytes of consecutive data must be a specific pattern (example, BT PSWL.bit, \$\$). Therefore, the results of <4>, <5>, and the runaway operation are believed to very rarely enter state <2>.

13.4.2 Cautions about μ PD784218A Subseries watchdog timer

- (1) Only the special instruction (MOV WDM, #byte) can write to the watchdog timer mode register (WDM).
- (2) If the RUN bit is set to 1 by writing to the watchdog timer mode register (WDM), write the same value every time. Even when different values are written, the contents written the first time cannot be changed.
- (3) If the RUN bit is set to 1, it cannot be reset to 0 by the software.

CHAPTER 14 A/D CONVERTER

14.1 Functions

The A/D converter converts analog inputs to digital values, and is configured by eight 8-bit resolution channels (ANI0 to ANI7).

Successive approximation is used as the conversion method, and conversion results are saved in the 8-bit A/D conversion result register (ADCR).

A/D conversion operation is activated by the following two methods.

(1) Hardware start

Conversion is started by trigger input (P03) (rising edge, falling edge, or both rising and falling edges can be specified).

(2) Software start

Conversion is started by setting the A/D converter mode register (ADM).

A/D converter selects one channel for analog input from ANI0 to ANI7 to perform A/D conversion. At the hardware start time, A/D conversion stops after the A/D conversion operation is completed, and an interrupt request (INTAD) is issued. At the software start time, the A/D conversion operation is repeated. Each time one A/D conversion is completed, an interrupt request (INTAD) is issued.

14.2 Configuration

The A/D converter has the following hardware configuration.

Table 14-1. A/D Converter Configuration

| Item | Configuration |
|-------------------|---|
| Analog input | 8 channels (ANI0 to ANI7) |
| Control registers | A/D converter mode register (ADM) A/D converter input selection register (ADIS) |
| Registers | Successive approximation register (SAR) A/D conversion result register (ADCR) |




Figure 14-1. A/D Converter Block Diagram

Note Valid edge specified with bit 3 of the EGP0, EGN0L registers (Refer to Figure 22-1 Format of External Interrupt Rising Edge Enable Register (EGP0) and External Interrupt Falling Edge Enable Register (EGN0)).

(1) Successive approximation register (SAR)

Compares the voltage of the analog input with the voltage tap (comparison voltage) from the series resistor string, and retains the result from the most significant bit (MSB).

When retaining the result to the least significant bit (LSB) (A/D conversion end), the contents of the SAR register are transferred to the A/D conversion result register.

(2) A/D conversion result register (ADCR)

Retains A/D conversion results. At the end of each A/D conversion operation, the conversion result from the successive approximation register is loaded.

ADCR is read with an 8-bit memory manipulation instruction.

RESET input makes its contents undefined.

(3) Sample & hold circuit

Samples analog input signals one by one as they are sent from the input circuit, and sends them to the voltage comparator. The sampled analog input voltages are saved during A/D conversion.

(4) Voltage comparator

Compares the analog input voltage with the output voltage of the series resistor string.

(5) Series resistor string

Connected between AVREFO and AVSS, generates the voltage that is compared with that of analog input.

(6) ANIO to ANI7 pins

Eight analog input channels used for inputting analog data to the A/D converter for A/D conversion. Pins not selected for analog input with the A/D converter input selection register (ADIS) can be used as input ports.

- Cautions 1. Use ANI0 to ANI7 input voltages within the rated voltage range. Inputting a voltage equal to or greater than AVREFO, or equal to or smaller than AVss (even if within the absolute maximum rated range) will cause the channel's conversion values to become undefined, or may affect the conversion values of other channels.
 - 2. Analog input (AN10 to AN17) pins alternate with input port (P10 to P17) pins. When performing an A/D conversion with the selection of any one of inputs from AN10 to AN17, do not execute input instructions to port 1 during conversion. Conversion resolution may decrease. When a digital pulse is applied to the pin which adjoins a pin in the A/D conversion, an expected A/D conversion value may not be acquired due to the coupling noise. Therefore do not apply a pulse to the pin which adjoins the pin in the A/D conversion.

(7) AVREFO pin

Used to input the reference voltage of the A/D converter.

Based on the voltage applied between AVREFO and AVss, signals input to ANIO to ANIO are converted to digital signals.

(8) AVss pin

Ground pin of the A/D converter. Always use this pin at the same electric potential as the Vss pin, even when not using the A/D converter.

(9) AVDD pin

Analog power supply pin of the A/D converter. Always use this pin at the same electric potential as the V_{DD} pin, even when not using the A/D converter.

14.3 Control Registers

The A/D converter controls the following two registers.

- A/D converter mode register (ADM)
- A/D converter input selection register (ADIS)

(1) A/D converter mode register (ADM)

Used to set the A/D conversion time of analog input to be converted, start/stop of conversion operation, and external triggers.

ADM is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ADM to 00H.

Figure 14-2. A/D Converter Mode Register (ADM) Format

Address: 0FF80H After reset: 00H R/W

Symbol <6> <4> <3> <2> <0> <7> <5> <1> ADM ADCS TRG FR1 FR2 FR0 EGA1 EGA0 ADCE

| ADCS | A/D conversion control |
|------|------------------------|
| 0 | Conversion stop |
| 1 | Conversion enable |

| TRG | Software start/hardware start selection |
|-----|---|
| 0 | Software start |
| 1 | Hardware start |

| FR2 | FR1 | FR0 | A/D conversion time selection | | |
|------------------|-----|-----|-------------------------------|--------------------|-----------------|
| | | | Number of clocks | @fxx = 12.5 MHz | @fxx = 6.25 MHz |
| 0 | 0 | 0 | 144/fxx | Setting prohibited | 23.0 μs |
| 0 | 0 | 1 | 120/fxx | Setting prohibited | 19.2 μs |
| 0 | 1 | 0 | 96/fxx | Setting prohibited | 15.4 μs |
| 1 | 0 | 0 | 288/fxx | 23.0 μs | 46.1 μs |
| 1 | 0 | 1 | 240/fxx | 19.2 μs | 38.4 μs |
| 1 | 1 | 0 | 192/fxx | 15.4 μs | 30.7 μs |
| Other than above | | - | Setting prohibited | | |

| EGA1 | EGA0 | External trigger signal valid edge selection | | |
|------|------|--|--|--|
| 0 | 0 | o edge detection | | |
| 0 | 1 | Detection of falling edge | | |
| 1 | 0 | Detection of rising edge | | |
| 1 | 1 | Detection of both falling and rising edges | | |

| ADCE | Reference voltage circuit control |
|------|-----------------------------------|
| 0 | Circuit stopped ^{Note} |
| 1 | Circuit operating |

Note The reference voltage circuit operates when ADCS is 1.

Cautions 1. Set the A/D conversion time as follows:

When V_{DD} = 2.7 V to 5.5 V: 14 μ s or more When V_{DD} = 2.0 V to 2.7 V: 28 μ s or more

When V_{DD} = 1.9 V to 2.0 V: 48 μ s or more (flash version only, such as μ PD78F4218A) When V_{DD} = 1.8 V to 2.0 V: 48 μ s or more (mask version only, such as μ PD784218A)

- 2. When overwriting FR0 to FR2 to different data, temporarily end the A/D conversion operations before continuing.
- 3. If ADCS is set after ADCE is set and the following time has elapsed, the first A/D conversion value can be used.

When V_{DD} = 2.7 V to 5.5 V: 14 μ s or more When V_{DD} = 2.0 V to 2.7 V: 28 μ s or more

When V_{DD} = 1.9 V to 2.0 V: 48 μ s or more (flash version only, such as μ PD78F4218A) When V_{DD} = 1.8 V to 2.0 V: 48 μ s or more (mask version only, such as μ PD784218A)

4. If ADCS is set when ADCE = 0, the first A/D conversion value is undefined.

Remark fxx: Main system clock frequency (fx or fx/2)

fx: Main system clock oscillation frequency

(2) A/D converter input selection register (ADIS)

Used to specify the input ports for analog signals to be A/D converted.

ADIS can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ADIS to 00H.

Figure 14-3. A/D Converter Input Selection Register (ADIS) Format

| Address: 0 | FF81H After | reset: 00H | R/W | | | | | |
|------------|-------------|------------|-----|---|---|-------|-------|-------|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADIS | 0 | 0 | 0 | 0 | 0 | ADIS2 | ADIS1 | ADIS0 |

| ADIS2 | ADIS1 | ADIS0 | Analog input channel setting |
|-------|-------|-------|------------------------------|
| 0 | 0 | 0 | ANIO |
| 0 | 0 | 1 | ANI1 |
| 0 | 1 | 0 | ANI2 |
| 0 | 1 | 1 | ANI3 |
| 1 | 0 | 0 | ANI4 |
| 1 | 0 | 1 | ANI5 |
| 1 | 1 | 0 | ANI6 |
| 1 | 1 | 1 | ANI7 |

14.4 Operations

14.4.1 Basic operations of A/D converter

- <1> Select one channel for A/D conversion with the A/D converter input selection register (ADIS).
- <2> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <3> After sampling has been performed for a certain time, the sample & hold circuit enters the hold status, and the input analog voltage is held until A/D conversion ends.
- <4> Bit 7 of the successive approximation register (SAR) is set, and the tap selector brings the series resistor string voltage tap to half the AVREFO level.
- <5> The series resistor string voltage tap and the analog input voltage difference are compared by the voltage comparator. If the analog input is equal to or greater than half the AVREFO level, it is set to the MSB of SAR. If the analog input is equal to or smaller than one half the AVREFO level, the MSB is reset.
- <6> Next, bit 6 of SAR is automatically set, and the next comparison is started. The series resistor string voltage tap is selected as shown below according to bit 7 to which a result has already been set.
 - Bit 7 = 1: (3/4) AVREFO
 - Bit 7 = 0: (1/4) AVREFO

The voltage tap and analog input voltage are compared, and bit 6 of SAR is manipulated according to the result, as follows.

- Analog input voltage ≥ Voltage tap: Bit 6 = 1
- Analog input voltage < Voltage tap: Bit 6 = 0
- <7> Comparisons of this kind are repeated until bit 0 of SAR.
- <8> When comparison of all eight bits is completed, the valid digital result remains in SAR, and this value is transferred to the A/D conversion result register (ADCR) and latched.

At the same time, it is possible to have an A/D conversion end interrupt request (INTAD) issued.

Caution The value of the first A/D conversion is undefined if ADCS is set when bit 0 (ADCE) of the A/D converter mode register (ADM) is 0.




Figure 14-4. Basic Operations of A/D Converter

A/D conversion is performed continuously until ADM bit 7 (ADCS) is reset to 0 by software.

If a write operation to ADM or ADIS is performed during A/D conversion, the conversion operation is reset and conversion restarts from the beginning if the ADCS bit is set to 1.

RESET input makes ADCR undefined.

If bit 0 (ADCE) of the A/D converter mode register is not set to 1, the value of the first A/D conversion is undefined immediately after A/D conversion starts. Poll the A/D conversion end interrupt request (INTAD) and take measures such as discarding the first A/D conversion result.

14.4.2 Input voltage and conversion result

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI7) and the A/D conversion result (value saved in A/D conversion result register (ADCR)) is expressed by the following equation.

$$ADCR = INT \ (\frac{V_{IN}}{AV_{REF0}} \times 256 + 0.5)$$

or

$$(\mathsf{ADCR} - 0.5) \times \frac{\mathsf{AV}_{\mathsf{REF0}}}{256} \le \mathsf{Vin} < (\mathsf{ADCR} + 0.5) \times \frac{\mathsf{AV}_{\mathsf{REF0}}}{256}$$


Remark INT(): Function returning the integer portion of the value in parentheses

VIN: Analog input voltage AVREF0: AVREF0 pin voltage

ADCR: A/D conversion result register (ADCR) value

Figure 14-5 shows the relationship between analog input voltage and the A/D conversion result.

Figure 14-5. Relationship Between Analog Input Voltage and A/D Conversion Result



276

14.4.3 Operation mode of A/D converter

One channel is selected from ANI0 to ANI7 by the A/D converter input selection register (ADIS) and start the A/D conversion.

A/D conversion can be started in the following two ways.

- · Hardware start: Conversion start by trigger input (P03)
- · Software start: Conversion start by setting ADM

The A/D conversion result is saved in the A/D conversion result register (ADCR), and an interrupt request signal (INTAD) is issued at the same time.

(1) A/D conversion operation by hardware start


The A/D conversion operation can be made to enter the standby status by setting "1" to bit 6 (TRG) and bit 7 (ADCS) of the A/D converter mode register (ADM). When an external trigger signal (P03) is input, conversion of the voltage applied to the analog input pin set with ADIS begins.

When the A/D conversion ends, the conversion result is saved in the A/D conversion result register (ADCR), and an interrupt request signal (INTAD) is issued. When the A/D conversion operation that was started completes the first A/D conversion, no other A/D conversion operation is started unless an external trigger signal is input. When ADCS is rewritten during the operation of A/D conversion, that operation is interrupted and waits until an external trigger signal is input. When the external trigger signal is input again, the A/D conversion is performed from the beginning. When ADCS is rewritten during the standby for A/D conversion, the operation of A/D conversion starts at the time when the next external trigger input signal is input.

If, during A/D conversion, data that ADCS is 0 is written to ADM, A/D conversion is immediately stopped.

Caution When P03/INTP3 is used as the external trigger input (P03), specify a valid edge with bits 1 and 2 (EGA0 and EGA1) of the A/D converter mode register (ADM) and set 1 to the interrupt mask flag (PMK3).

Figure 14-6. A/D Conversion Operation by Hardware Start (with Falling Edge Specified)



Note If bit 0 (ADCE) of the A/D converter mode register is not set to 1, the value of the first A/D conversion is undefined immediately after A/D conversion starts. Poll the A/D conversion end interrupt request (INTAD) and take measures such as discarding the first A/D conversion result.

Remark
$$n = 0, 1,, 7$$

 $m = 0, 1,, 7$

(2) A/D conversion operation by software start

A/D conversion of the voltage applied to the analog input pin specified with ADIS is started by setting "0" to bit 6 (TRG) and "1" to bit 7 (ADCS) of the A/D converter mode register (ADM).

When A/D conversion ends, the conversion result is saved in the A/D conversion result register (ADCR), and an interrupt request signal (INTAD) is issued. When an A/D conversion operation that was started completes the first A/D conversion, the next A/D conversion starts immediately. A/D conversion operations are performed continuously until new data is written to ADM.

If, during A/D conversion, ADCS is rewritten, the A/D conversion operation being performed at that time is interrupted, and A/D conversion of the newly selected analog input channels starts.

If, during A/D conversion, data where ADCS is 0 is written to ADM, the A/D conversion operation is immediately stopped.




Figure 14-7. A/D Conversion Operation by Software Start

Note If bit 0 (ADCE) of the A/D converter mode register is not set to 1, the value of the first A/D conversion is undefined immediately after A/D conversion starts. Poll the A/D conversion end interrupt request (INTAD) and take measures such as discarding the first A/D conversion result.

Remark
$$n = 0, 1,, 7$$

 $m = 0, 1,, 7$


14.5 Cautions

(1) Current consumption standby mode

The A/D converter operation is stopped during the standby mode. At this time, the current consumption can be reduced by setting bit 7 (ADCS) of the A/D converter mode register (ADM) to 0 or by stopping the reference voltage circuit (bit of ADM (ADCE) = 0).

The method to reduce the current consumption in the standby mode is shown in Figure 14-8.

Figure 14-8. Method to Reduce Current Consumption in Standby Mode



(2) ANI0 to ANI7 input range

Use ANI0 to ANI7 input voltages within the rated voltage range. Inputting a voltage equal to or greater than AVREFO, or equal to or smaller than AVss (even if within the absolute maximum rated range) will cause the channel's conversion values to become undefined, or may affect the conversion values of other channels.

(3) Contention operation

<1> Contention with ADCR read due to contention between A/D conversion result register (ADCR) write and instruction at conversion end

The read operation to ADCR is prioritized. After the read operation, a new conversion result is written to ADCR.

<2> Contention between ADCR write and external trigger signal input at conversion end

External trigger signals cannot be received during A/D conversion. Therefore, external trigger signals during ADCR write operation are not received.

<3> Contention between ADCR write and A/D converter mode register (ADM) write, or between A/D converter input selection register (ADIS) write at conversion end

The write operation to ADM or ADIS is prioritized. Write to ADCR is not performed. Moreover, no interrupt signal (INTAD) is issued at conversion end.

(4) Anti-noise measures

Attention must be paid to noise fed to AVREFO and ANIO to ANI7 to preserve the 8-bit resolution. The influence of noise grows proportionally to the output impedance of the analog input source. Therefore, it is recommended to connect C externally, as shown in Figure 14-9.

Reference voltage input

Or equal to or greater than AV_{REFO}, or equal to or smaller than AV_{SS}, may enter, clamp with a diode having a small V_F (0.3 V or less).

AV_{REFO}

ANI0 to ANI7

VDD

AV_{DD}

AV_{SS}

VSS

VSS

Figure 14-9. Handling of Analog Input Pin

(5) ANIO/P10 to ANI7/P17

The analog input pins (ANI0 to ANI7) can also be used as an input port pin (P10 to P17).

If any of ANI0 to ANI7 is selected and A/D conversion is performed, do not execute input instructions to PORT1 during conversion. This would result in a lowered resolution.

Moreover, if a digital pulse is applied to pins adjacent to the pin for which A/D conversion is being performed, the A/D conversion value will not be obtained as expected because of coupling noise. Therefore, do not apply a pulse to pins adjacent to the pin for which A/D conversion is being performed.

(6) Input impedance of AVREFO pin

A series resistor string of approximately 46 $k\Omega$ is connected between the AVREF0 and AVss pins.

Therefore, if the output impedance of the reference voltage source is high, connecting in parallel a series resistor string between the AVREFO and AVSS pins will result in a large reference voltage error.

(7) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the A/D converter input select register (ADIS) is changed. Therefore, if the analog input pin is changed during A/D conversion, the A/D conversion result for the analog input immediately preceding the write operation to ADIS, and ADIF may be set. Also, if ADIF is read immediately after ADIS is written to, ADIF may be set even if A/D conversion for the analog input following the write operation to ADIS is not completed. These facts should be kept in mind.

Moreover, if A/D conversion is stopped once and then resumed, clear ADIF before resuming conversion.




Figure 14-10. A/D Conversion End Interrupt Generation Timing

Note If bit 0 (ADCE) of the A/D converter mode register is not set to 1, the value of the first A/D conversion is undefined immediately after A/D conversion starts. Poll the A/D conversion end interrupt request (INTAD) and take measures such as discarding the first A/D conversion result.

Remark
$$n = 0, 1, \dots, 7$$

 $m = 0, 1, \dots, 7$

(8) Bit 0 (ADCE) of A/D converter mode register (ADM)

Setting ADCE to 1 allows the value of the first A/D conversion immediately after A/D conversion operation start to be used.

(9) Conversion results immediately after A/D conversion is started

If bit 7 (ADCS0) of the A/D converter mode register (ADM) is set to 1 without setting bit 0 (ADCE) to 1, the value of the first A/D conversion is undefined immediately after the A/D conversion operation starts. Poll the A/D conversion end interrupt request (INTAD) and take measures such as discarding the first conversion result.

A/D conversion end A/D conversion end A/D conversion end

ADCR

Undefined value

Normal conversion result

ADCS

A/D startup

Dummy

Reading of conversion result

Figure 14-11. Conversion Results Immediately After A/D Conversion Is Started

(10) Reading A/D conversion result register (ADCR)

If the conversion result register (ADCR) is read after stopping the A/D conversion operation, the conversion result may be undefined. Therefore, be sure to read ADCR before stopping operation of the A/D converter.

(11) Timing that makes the A/D conversion result undefined

If the timing of the end of A/D conversion and the timing of the stop of operation of the A/C converter conflict, the A/D conversion value may be undefined. Because of this, be sure to read the A/D conversion result while the A/D converter is in operation. Furthermore, when reading an A/D conversion result after the A/D converter operation has stopped, be sure to have done so by the time the next conversion result is complete. The conversion result read timing is shown in Figures 14-12 and 14-13 below.




Figure 14-12. Conversion Result Read Timing (When Conversion Result Is Undefined)




Figure 14-13. Conversion Result Read Timing (When Conversion Result Is Normal)

(12) Cautions on board design

In order to avoid negative effects from digital circuit noise on the board, analog circuits must be placed as far away as possible from digital circuits. It is particularly important to prevent analog and digital signal lines from crossing or coming into close proximity, as A/D conversion characteristics are vulnerable to degradation from the induction of noise or other such factors.

(13) AVDD pin

The AV_{DD} pin is the power supply pin of the analog circuit, and also supplies power to the ANI0/P10 to ANI7/P17 input circuits.

Therefore, be sure to apply the same electric potential level as VDD as shown in Figure 14-14, even in applications that can be switched to a backup power supply.




Figure 14-14. Handling of AVDD Pin


(14) Internal equivalence circuit and allowable signal source impedance of ANI0 to ANI7

In order to complete sampling within the sampling time and obtain a high enough A/D conversion accuracy, it is necessary to sufficiently reduce the impedance of the sensor and other signal sources. Figure 14-15 shows the internal equivalence circuit of the ANI0 to ANI7 pins in the microcontroller.

If the impedance of the signal source is high, it can be made to seem smaller by connecting a large capacitance to the ANI0 to ANI7 pins. A circuit example is shown in Figure 14-16. In this case, because a low pass filter is configured in the circuit, impedance will no longer be able to follow analog signals with large differential coefficients.

When converting high-speed analog signals or performing conversion in scan mode, be sure to insert a low-impedance buffer.

Figure 14-15. Internal Equivalence Circuit of ANI0 to ANI7 Pins




Remark n = 0 to 7

Table 14-2. Resistance and Capacitance Values for Equivalent Circuits (Reference Values)

| V _{DD0} | R1 | R2 | C1 | C2 | C3 |
|------------------|-------|--------|------|--------|------|
| 1.8 V | 75 kΩ | 30 kΩ | 3 pF | 4 pF | 2 pF |
| 2.7 V | 12 kΩ | 8 kΩ | 3 pF | 3 pF | 2 pF |
| 4.5 V | 3 kΩ | 2.7 kΩ | 3 pF | 1.4 pF | 2 pF |

Caution The resistance and capacitance values in Table 14-2 cannot be guaranteed.

Figure 14-16. Example of Circuit When Signal Source Impedance Is High



Remark n = 0 to 7

CHAPTER 15 D/A CONVERTER

15.1 Function

The D/A converter converts the digital input into analog values and consists of two channels of voltage output D/A converters with 8-bit resolution.

The conversion method is a R-2R resistor ladder.

Set DACE0 of D/A converter mode register 0 (DAM0) and DACE1 of D/A converter mode register 1 (DAM1) to start the D/A conversion.

The D/A converter has the following two modes.

(1) Normal mode

After D/A conversion, the analog voltage is immediately output.

(2) Real-time output mode

After D/A conversion, the analog voltage is output synchronized to the output trigger.

Since a sine wave is created when this mode is used, MSK modems can be easily incorporated into cordless phones.

Caution

If only one channel of the D/A converter is used when $AV_{REF1} < V_{DD}$, make either of the following setting at pins that are not used for analog output.

- Set the port mode register (PM13x) to 1 (input mode) and connect to Vss.
- Set the port mode register (PM13×) to 0 (output mode) and the output latch to 0, and output a low level.

15.2 Configuration

The D/A converter has the following hardware.

Table 15-1. D/A Converter Configuration

| Item | Configuration |
|-------------------|---|
| Registers | D/A conversion setting register 0 (DACS0) D/A conversion setting register 1 (DACS1) |
| Control registers | D/A converter mode register 0 (DAM0) D/A converter mode register 1 (DAM1) |




Figure 15-1. D/A Converter Block Diagram

(1) D/A conversion setting registers 0, 1 (DACS0, DACS1)

The DACS0 and DACS1 registers set the analog voltages that are output to the ANO0 and ANO1 pins, respectively.

DACS0 and DACS1 are set by 8-bit memory manipulation instructions.

RESET input sets DACS0 and DACS1 to 00H.

The analog voltages output by the ANO0 and ANO1 pins are determined by the following equation.

ANOn output voltage =
$$AV_{REF1} \times \frac{DACSn}{256}$$

n = 0, 1

- Cautions 1. In the real-time output mode, when the data set in DACS0 and DACS1 are read before the output trigger is generated, the set data is not read and the previous data is read.
 - 2. In the real-time output mode, set the data of DACS0 and DACS1 until the next output trigger is generated after the output trigger is generated.

15.3 Control Registers

D/A converter mode registers 0, 1 (DAM0, DAM1)

D/A converters are controlled by D/A converter mode registers 0, 1 (DAM0, DAM1). These registers enable or stop the operation of the D/A converters.

DAM0 and DAM1 are set by a 1-bit and 8-bit memory manipulation instruction.

RESET input sets DAM0 and DAM1 to 00H.

Figure 15-2. D/A Converter Mode Registers 0, 1 (DAM0, DAM1) Formats

| Address: 0 | FF86H, 0FF8 | 37H After res | et: 00H F | R/W | | | | |
|------------|-------------|---------------|-----------|-----|---|---|------|-------|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | <0> |
| DAMn | 0 | 0 | 0 | 0 | 0 | 0 | DAMn | DACEn |

| DAMn | D/A converter channel n operating mode |
|------|--|
| 0 | Normal mode |
| 1 | Real-time output mode |

| DACEn | D/A converter channel n control |
|-------|---------------------------------|
| 0 | Stop conversion |
| 1 | Enable conversion |

Cautions 1. When the D/A converters are used, set the shared port pins to the input mode and disconnect the pull-up resistors.

- 2. Always set bits 2 to 7 to 0.
- 3. The output when the D/A converter operation has stopped enters high impedance state.
- 4. The output triggers in the real-time output mode are INTTM1 in channel 0 and INTTM2 in channel 1.

15.4 Operation

- <1> Select the operating mode in channel 0 in DAM0 of D/A converter mode register 0 (DAM0) and the operating mode of the channel 1 in DAM1 of D/A converter mode register 1 (DAM1).
- <2> Set the data that corresponds to the analog voltages that are output to pins ANO0/P130 and ANO1/P131 of D/A conversion setting registers 0 and 1 (DACS0, DACS1).
- <3> Set DACE0 of DAM0 and DACE1 of DAM1 to start D/A conversion in channels 0 and 1.
- <4> After D/A conversion in the normal mode, the analog voltages at pins ANO0/P130 and ANO1/P131 are immediately output. In the real-time output mode, the analog voltage is output synchronized to the output trigger.
- <5> In the normal mode, the output analog voltages are maintained until new data are set in DACS0 and DACS1. In the real-time output mode, after new data are set in DACS0 and DACS1, they are held until the next output trigger is generated.

Caution Set DACE0 and DACE1 after data are set in DACS0 and DACS1.


15.5 Cautions

(1) Output impedances of the D/A converters

Since the output impedances of the D/A converters are high, the current cannot be taken from the ANOn pin (n = 0,1). If the input impedance of the load is low, insert a buffer amp between the load and the ANOn pin. In addition, use the shortest possible wire from the buffer amp or load (to increase the output impedance). If the wire is long, surround it with a ground pattern.


Figure 15-3. Buffer Amp Insertion Example

(a) Inverting Amp



• The input impedance of the buffer amp is R1.

(b) Voltage follower



- The input impedance of the buffer amp is R₁.
- If there is no R_1 and \overline{RESET} is low, the output is undefined.

(2) Output voltages of the D/A converters

Since the output voltages of the D/A converters change in stages, use the signals output from the D/A converters after passing them through low-pass filters.

(3) AVREF1 pin

When AVREF1 < VDD and the D/A converter is used in only one channel, handle the pins that are not used for analog output in either of the following ways.

- Set the port mode register (PM13x) to 1 (input mode) and connect to Vss.
- Set the port mode register (PM13x) to 0 (output mode), set the output latch to 0, and output a low level.


CHAPTER 16 SERIAL INTERFACE OVERVIEW

The μ PD784218A Subseries has a serial interface with three independent channels. Therefore, communication outside and within the system can be simultaneous on the three channels.


- Asynchronous serial interface (UART)/3-wire serial I/O (IOE) \times 2 channels
 - \rightarrow See CHAPTER 17.
- Clock-synchronized serial interface (CSI) × 1 channel
 - 3-wire serial I/O mode (MSB first)
 - \rightarrow See CHAPTER 18.
 - I²C bus mode (multimaster compatible) (only in the μ PD784216AY, 784218AY Subseries)
 - \rightarrow See CHAPTER 19.

Figure 16-1. Serial Interface Example

(a) $UART + I^2C$



(b) UART + 3-wire serial I/O



Note Handshake lines

CHAPTER 17 ASYNCHRONOUS SERIAL INTERFACE/3-WIRE SERIAL I/O

The μ PD784218A provides on-chip two serial interface channels for which the asynchronous serial interface (UART) mode and the 3-wire serial I/O (IOE) mode can be selected.

These two serial interface channels have exactly the same functions.

Table 17-1. Designation Differences Between UART1/IOE1 and UART2/IOE2

| Item | UART1/IOE1 | UART2/IOE2 |
|---|---|---|
| Pin name | P22/ASCK1/SCK1, P20/RxD1/SI1, P21/TxD1/SO2 | P72/ASCK2/SCK2, P70/RxD2/SI2, P71/TxD2/SO2 |
| Asynchronous serial interface mode register | ASIM1 | ASIM2 |
| Name of bits inside asynchronous serial interface mode register | TXE1, RXE1, PS11, PS10, CL1, SL1, ISRM1, IRDAM1 | TXE2, RXE2, PS21, PS20, CL2, SL2, ISRM2, IRDAM2 |
| Asynchronous serial interface status register | ASIS1 | ASIS2 |
| Name of bits inside asynchronous serial interface status register | PE1, FE1, OVE1 | PE2, FE2, OVE2 |
| Serial operation mode register | CSIM1 | CSIM2 |
| Name of bits inside serial operation mode register | CSIE1, MODE1, SCL11, SCL10 | CSIE2, MODE2, SCL21, SCL20 |
| Baud rate generator control register | BRGC1 | BRGC2 |
| Name of bits inside baud rate generator control register | TPS10 to TPS12, MDL10 to MDL13 | TPS20 to TPS22, MDL20 to MDL23 |
| Interrupt request name | INTSR1/INTCSI1, INTSER1, INTST1 | INTSR2/INTCSI2, INTSER2, INTST2 |
| Interrupt control register and name of bits used in this chapter | SRIC1, SERIC1, STIC1, SRIF1, SERIF1, STIF1 | SRIC2, SERIC2, STIC2, SRIF2, SERIF2, STIF2 |

17.1 Switching Between Asynchronous Serial Interface Mode and 3-Wire Serial I/O Mode

The asynchronous serial interface mode and the 3-wire serial I/O mode cannot be used at the same time. Both these modes can be switched by setting the asynchronous serial interface mode registers (ASIM1, ASIM2) and the serial operation mode registers (CSIM1, CSIM2), as shown in Figure 17-1 below.

After R/W <7> 5 4 3 2 0 Address <6> 1 reset ASIM1 TXE1 RXE1 PS11 PS10 CL1 SL1 ISRM1 IRDAM1 0FF70H 00H R/W ASIM2 TXE2 RXE2 PS21 PS20 CL2 SL2 ISRM2 IRDAM2 0FF71H 00H R/W Specification of operation in asynchronous serial interface mode (see Figure 17-3). RXE1 CSIE1 TXE1 Operation mode RXE2 CSIE2 TXE2 0 0 0 Operation stop mode 3-wire serial I/O mode 0 0 1 0 1 0 Asynchronous serial interface mode 1 0 0 0 1 1 Setting prohibited Other than above After R/W <7> 6 5 4 1 Address reset CSIM1 CSIE1 0 0 0 MODE1 SCL11 SCL10 0FF91H 00H R/W MODE2 SCL21 SCL20 CSIM2 CSIE2 0 0 0FF92H 00H R/W Specification of operation in 3-wire serial I/O mode (see Figure 17-13).

Figure 17-1. Switching Asynchronous Serial Interface Mode and 3-Wire Serial I/O Mode

Table 17-2. Serial Interface Operation Mode Settings

(1) Operation stopped mode

| AS | lMn | (| CSIMr | า | PM20 | P20 | PM21 | P21 | PM22 | P22 | First | Shift | P20/RxD1/SI1 | P21/TxD1/SO1 | P22/ASCK1/SCK1 |
|------|------------------|-------|-------|-------|---------|---------|---------|---------|---------|---------|-------|---------|--------------|--------------|----------------|
| TXEn | RXEn | CSIEn | SCLn1 | SCLn0 | PM70 | P70 | PM71 | P71 | PM72 | P72 | Bit | Clock | P70/RxD2/SI2 | P71/TxD2/SO2 | P72/ASCK2/SCK2 |
| | | | | | | | | | | | | | Pin Function | Pin Function | Pin Function |
| 0 | 0 | 0 | × | × | ×Note 1 | _ | - | P20 | P21 | P22 |
| | | | | | | | | | | | | | P70 | P71 | P72 |
| | Other than above | | | | | | | | | | | Setting | prohibited | | |

(2) Asynchronous serial interface mode

| AS | lMn | (| CSIM | n | PM20 | P20 | PM21 | P21 | PM22 | P22 | First | Shift | P20/RxD1/SI1 | P21/TxD1/SO1 | P22/ASCK1/SCK1 |
|------|------|-------|-------|-------|---------|---------|---------|---------|---------|---------|-------|----------|--------------|---------------|----------------|
| TXEn | RXEn | CSIEn | SCLn1 | SCLn0 | PM70 | P70 | PM71 | P71 | PM72 | P72 | Bit | Clock | P70/RxD2/SI2 | P71/TxD2/SO2 | P72/ASCK2/SCK2 |
| | | | | | | | | | | | | | Pin Function | Pin Function | Pin Function |
| 1 | 0 | 0 | × | × | ×Note 1 | ×Note 1 | 0Note 2 | 0 | 1 | × | LSB | External | P20 | TxDn | ASCKn input |
| | | | | | | | | | | | | clock | P70 | (CMOS output) | |
| | | | | | | | | | ×Note 1 | ×Note 1 | | Internal | | | P22 |
| | | | | | | | | | | | | clock | | | P72 |
| 0 | 1 | | | | 1 | × | ×Note 1 | ×Note 1 | 1 | × | | External | RxDn | P21 | ASCKn input |
| | | | | | | | | | | | | clock | | P71 | |
| | | | | | | | | | ×Note 1 | ×Note 1 | | Internal | | | P22 |
| | | | | | | | | | | | | clock | | | P72 |
| 1 | 1 | | | | | | 0Note 2 | 0 | 1 | × | | External | | TxDn | ASCKn input |
| | | | | | | | | | | | | clock | | (CMOS output) | |
| | | | | | | | | | ×Note 1 | ×Note 1 | | Internal | | | P22 |
| | | | | | | | | | | | | clock | | | P72 |
| | | | (| Other | than | abov | е | | | | | | Setting | g prohibited | |

(3) 3-wire serial I/O mode

| AS | lMn | (| CSIM | า | PM20 | P20 | PM21 | P21 | PM22 | P22 | First | Shift | P20/RxD1/SI1 | P21/TxD1/SO1 | P22/ASCK1/SCK1 |
|------|------------------|-------|--------|--------|----------|---------|------|-----|------|-----|-------|----------|-----------------------|---------------|----------------|
| TXEn | RXEn | CSIEn | SCLn1 | SCLn0 | PM70 | P70 | PM71 | P71 | PM72 | P72 | Bit | Clock | P70/RxD2/SI2 | P71/TxD2/SO2 | P72/ASCK2/SCK2 |
| | | | | | | | | | | | | | Pin Function | Pin Function | Pin Function |
| 0 | 0 | 1 | 0 | 0 | 1 Note 3 | ×Note 3 | 0 | 0 | 1 | × | MSB | External | SIn ^{Note 3} | SOn | SCKn input |
| | | | | | | | | | | | | clock | | (CMOS output) | |
| | | | Note 4 | Note 4 | | | | | 0 | 0 | | Internal | | | SCKn output |
| | | | | | | | | | | | | clock | | | |
| | Other than above | | | | | | | | | | | | Setting | g prohibited | |

Notes 1. These pins can be used for port functions.

- 2. Refer to asynchronous serial interface mode (c) transmission.
- 3. When only transmission is used, these pins can be used as P20, P70 (CMOS input/output).
- 4. Refer to serial operation mode registers 1, 2 (CSIM1, CSIM2).

Remark \times : don't care n = 1, 2

17.2 Asynchronous Serial Interface Mode

The asynchronous serial interface (UART: Universal Asynchronous Receiver Transmitter) offers the following three modes.

(1) Operation stop mode

This mode is used when serial transfer is not performed to reduce the power consumption.

(2) Asynchronous serial interface (UART) mode

This mode is used to send and receive 1-byte data that follows the start bit, and supports full-duplex transmission. A UART-dedicated baud rate generator is provided on-chip, enabling transmission at any baud rate within a broad range. The baud rate can also be defined by dividing the input clock to the ASCK pin.

The MIDI specification baud rate (31.25 kbps) can be used by utilizing the UART-dedicated baud rate generator.

(3) Infrared data transfer mode

17.2.1 Configuration

The asynchronous serial interface has the following hardware configuration.

Figure 17-2 gives the block diagram of the asynchronous serial interface.

Table 17-3. Asynchronous Serial Interface Configuration

| Item | Configuration |
|-------------------|--|
| Registers | Transmit shift registers (TXS1, TXS2) Receive shift registers (RX1, RX2) Receive buffer registers (RXB1, RXB2) |
| Control registers | Asynchronous serial interface mode registers (ASIM1, ASIM2) Asynchronous serial interface status registers (ASIS1, ASIS2) Baud rate generator control registers (BRGC1, BRGC2) |




Figure 17-2. Block Diagram in Asynchronous Serial Interface Mode

(1) Transmit shift registers (TXS1, TXS2)

These registers are used to set transmit data. Data written to TXS1 and TXS2 is sent as serial data.

If a data length of 7 bits is specified, bits 0 to 6 of the data written to TXS1 and TXS2 are transferred as transmit data. Transmission is started by writing data to TXS1 and TXS2.

TXS1 and TXS2 can be written with an 8-bit memory manipulation instruction, but cannot be read.

RESET input sets TXS1 and TXS2 to FFH.

Caution Do not write to TXS1 and TXS2 during transmission.

TXS1, TXS2, and receive buffer registers (RXB1, RXB2) are allocated to the same address. Therefore, attempting to read TXS1 and TXS2 will result in reading the values of RXB1 and RXB2.

(2) Receive shift registers (RX1, RX2)

These registers are used to convert serial data input to the RxD1 and RxD2 pins to parallel data. Receive data is transferred to the receive buffer register (RXB1, RSB2) one byte at a time as it is received.

RX1 and RX2 cannot be directly manipulated by program.

(3) Receive buffer registers (RXB1, RXB2)

These registers are used to hold receive data. Each time one byte of data is received, new receive data is transferred from the receive shift registers (RX1, RX2).

If a data length of 7 bits is specified, receive data is transferred to bits 0 to 6 of RXB1 and RXB2, and the MSB of RXB1 and RXB2 always becomes 0.

RXB1 and RXB2 can be read by an 8-bit memory manipulation instruction, but cannot be written.

RESET input sets RXB1 and RXB2 to FFH.

Caution RXB1, RXB2, and transmit shift registers (TXS1, TXS2) are allocated to the same address. Therefore, attempting to write to RXB1 and RXB2 will result in writing the values to TXS1 and TXS2.

(4) Transmission control circuit

This circuit controls transmit operations such as the addition of a start bit, parity bit, and stop bit(s) to data written to the transmit shift registers (TXS1, TXS2), according to the contents set to the asynchronous serial interface mode registers (ASIM1, ASIM2).

(5) Reception control circuit

This circuit controls reception according to the contents set to the asynchronous serial interface mode registers (ASIM1, ASIM2). It also performs error check for parity errors, etc., during reception. If it detects an error, it sets a value corresponding to the nature of the error in the asynchronous serial interface status registers (ASIS1, ASIS2).

17.2.2 Control registers

The asynchronous serial interface controls the following six types of registers.

- Asynchronous serial interface mode registers 1, 2 (ASIM1, ASIM2)
- Asynchronous serial interface status registers 1, 2 (ASIS1, ASIS2)
- Baud rate generator control registers 1, 2 (BRGC1, BRGC2)

(1) Asynchronous serial interface mode registers 1, 2 (ASIM1, ASIM2)

ASIM1 and ASIM2 are 8-bit registers that control serial transfer using the asynchronous serial interface.

ASIM1 and ASIM2 are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ASIM1 and ASIM2 to 00H.

Figure 17-3. Asynchronous Serial Interface Mode Registers 1, 2 (ASIM1, ASIM2) Format

Address: 0FF70H, 0FF71H After reset: 00H R/W

Symbol <7> <6> 5 4 3 2 1

ASIMn TXEn RXEn PSn1 PSn0 CLn SLn ISRMn IRDAMn

| TXEn | RXEn | Operation mode | RxD1/P20, RxD2/P70 pin function | TxD1/P21, TxD2/P71 pin function |
|------|------|---------------------------------|------------------------------------|---------------------------------|
| 0 | 0 | Operation stop | Port function | Port function |
| 0 | 1 | UART mode (Receive only) | Serial function | Port function |
| 1 | 0 | UART mode (Transmit only) | Port function | Serial function |
| 1 | 1 | UART mode (Transmit/Receive) | Serial function | Serial function |

0

| PSn1 | PSn0 | Parity bit specification |
|------|------|--|
| 0 | 0 | No parity |
| 0 | 1 | Always add 0 parity during transmission Do not perform parity check during reception (parity error not generated) |
| 1 | 0 | Odd parity |
| 1 | 1 | Even parity |

| CLn | Transmit data character length specification |
|-----|--|
| 0 | 7 bits |
| 1 | 8 bits |

| SLn | Transmit data stop bit length specification |
|-----|---|
| 0 | 1 bit |
| 1 | 2 bits |

| ISRMn | Receive completion interrupt control at error occurrence |
|-------|--|
| 0 | Generate receive completion interrupt when error occurs |
| 1 | Do not generate receive completion interrupt when error occurs |

| IRDAMn | Infrared data transfer mode operation specification ^{Note 1} | | | |
|--------|---|--|--|--|
| 0 | UART (Transmit/Receive) mode | | | |
| 1 | Infrared data transfer (Transmit/Receive) modeNote 2 | | | |

Notes 1. Specification of the UART/infrared data transfer mode is controlled with TXEn and RXEn.

2. When the infrared data transfer mode is used, be sure to set "0000" (set clock to fsck/16) to bits 3 to 0 (MLDn3 to MLDn0) of baud rate generator control register n (BRGCn).

Caution Before switching the operation mode, stop serial transmission or reception.

(2) Asynchronous serial interface status registers 1, 2 (ASIS1, ASIS2)

ASIS1 and ASIS2 are registers used display the type of error when a receive error occurs. ASIS1 and ASIS2 can be read with 1-bit and 8-bit memory manipulation instructions. RESET input sets ASIS1 and ASIS2 to 00H.

Figure 17-4. Asynchronous Serial Interface Status Registers 1, 2 (ASIS1, ASIS2) Format

| Address: 0 | FF72H, 0FF7 | 3H After res | et: 00H | R/W | | | | |
|------------|-------------|--------------|---------|-----|---|-----|-----|------|
| Symbol | 7 | 6 | 5 | 4 | 3 | <2> | <1> | <0> |
| ASISn | 0 | 0 | 0 | 0 | 0 | PEn | FEn | OVEn |

| PEn | Parity error flag |
|-----|--|
| 0 | Parity error not generated |
| 1 | Parity error generated (when parity of transmit data does not match) |

| FEn | Framing error flag | | | |
|-----|---|--|--|--|
| 0 | Framing error not generated | | | |
| 1 | Framing error generated ^{Note 1} | | | |
| | (when stop bit(s) is not detected) | | | |

| OVEn | Overrun error flag |
|------|---|
| 0 | Overrun error not generated |
| 1 | Overrun error generated ^{Note 2} (When next receive operation is completed before data from receive buffer register is read) |

Notes 1. Even if the stop bit length has been set to 2 bits with bit 2 (SLn) of asynchronous serial interface mode register n (ASIMn), stop bit detection during reception is only 1 bit.

2. Be sure to read receive buffer register n (RXBn) when an overrun error occurs. An overrun error is generated each time data is received until RXBn is read.

(3) Baud rate generator control registers 1, 2 (BRGC1, BRGC2)

BRGC1 and BRGC2 are registers used to set the serial clock of the asynchronous serial interface.

BRGC1 and BRGC2 are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets BRGC1 and BRGC2 to 00H.

Figure 17-5. Baud Rate Generator Control Registers 1, 2 (BRGC1, BRGC2) Format

Address: 0FF76H, 0FF77H After reset: 00H

Symbol 7 6 5 4 3 2 0 1 0 TPSn2 TPSn1 TPSn0 MDLn3 MDLn2 MDLn1 MDLn0

BRGCn

| TPSn2 | TPSn1 | TPSn0 | 5-bit counter source clock selection | m |
|-------|-------|-------|--------------------------------------|---|
| 0 | 0 | 0 | 0 External clock (ASCKn) | |
| 0 | 0 | 1 | fxx (12.5 MHz) | 0 |
| 0 | 1 | 0 | fxx/2 (6.25 MHz) | 1 |
| 0 | 1 | 1 | fxx/4 (3.13 MHz) | 2 |
| 1 | 0 | 0 | fxx/8 (1.56 MHz) | 3 |
| 1 | 0 | 1 | fxx/16 (781 kHz) | 4 |
| 1 | 1 | 0 | fxx/32 (391 kHz) | 5 |
| 1 | 1 | 1 | TO1 (TM1 output) | 0 |

| MDLn3 | MDLn2 | MDLn1 | MDLn0 | Baud rate generator input clock selection | k |
|-------|-------|-------|-------|---|----|
| 0 | 0 | 0 | 0 | fscк/16 | 0 |
| 0 | 0 | 0 | 1 | fscк/17 | 1 |
| 0 | 0 | 1 | 0 | fscк/18 | 2 |
| 0 | 0 | 1 | 1 | fscк/19 | 3 |
| 0 | 1 | 0 | 0 | fsck/20 | 4 |
| 0 | 1 | 0 | 1 | fsck/21 | 5 |
| 0 | 1 | 1 | 0 | fsck/22 | 6 |
| 0 | 1 | 1 | 1 | fsck/23 | 7 |
| 1 | 0 | 0 | 0 | fscк/24 | 8 |
| 1 | 0 | 0 | 1 | fscк/25 | 9 |
| 1 | 0 | 1 | 0 | fsck/26 | 10 |
| 1 | 0 | 1 | 1 | fsck/27 | 11 |
| 1 | 1 | 0 | 0 | fscк/28 | 12 |
| 1 | 1 | 0 | 1 | fscк/29 | 13 |
| 1 | 1 | 1 | 0 | fscк/30 | 14 |
| 1 | 1 | 1 | 1 | Setting prohibited | _ |

- Cautions 1. If a write operation to BRGCn is performed during communication, the baud rate generator output will become garbled and normal communication will not be achieved. Therefore, do not perform write operations to BRGCn during communication.
 - 2. Refer to the data sheet for details of the high-/low-level width of ASCKn when selecting the external clock (ASCKn) for the source clock of the 5-bit counter.

Remarks 1. n = 1, 2

- 2. Data in parentheses is for when fxx = 12.5 MHz
- 3. fsck: Source clock of 5-bit counter
- **4.** m: Value set in TPSn0 to TPSn2 ($0 \le m \le 5$)
- **5.** k: Value set in MDLn0 to MDLn3 ($0 \le k \le 14$)

17.3 Operation

The asynchronous serial interface has the following three types of operation modes.

- · Operation stop mode
- · Asynchronous serial interface (UART) mode
- · Infrared data transfer mode

17.3.1 Operation stop mode

Serial transfer cannot be performed in the operation stop mode, resulting in reduced power consumption. Moreover, in the operation stop mode, pins can be used as regular ports.

(1) Register setting

Setting of the operation stop mode is done with asynchronous serial interface mode registers 1 and 2 (ASIM1, ASIM2).

ASIM1 and ASIM2 are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ASIM1 and ASIM2 to 00H.

Address: 0FF70H, 0FF71H After reset: 00H R/W

| Symbol | <7> | <6> | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|------|------|------|------|-----|-----|-------|--------|
| ASIMn | TXEn | RXEn | PSn1 | PSn0 | CLn | SLn | ISRMn | IRDAMn |

| TXEn | RXEn | Operation mode | RxD1/P20, RxD2/P70 pin function | TxD1/P21, TxD2/P71 pin function |
|------|------|---------------------------------|------------------------------------|---------------------------------|
| 0 | 0 | Operation stop | Port function | Port function |
| 0 | 1 | UART mode (Receive only) | Serial function | Port function |
| 1 | 0 | UART mode (Transmit only) | Port function | Serial function |
| 1 | 1 | UART mode (Transmit/Receive) | Serial function | Serial function |

Caution Before switching the operation mode, stop serial transmission or reception.

17.3.2 Asynchronous serial interface (UART) mode

This mode is used to transmit and receive the 1-byte data following the start bit. It supports full-duplex operation. A UART-dedicated baud rate generator is incorporated enabling communication using any baud rate within a large range.

The MIDI standard's baud rate (31.25 kbps) can be used utilizing the UART-dedicated baud rate generator.

(1) Register setting

The UART mode is set with asynchronous serial interface mode registers 1 and 2 (ASIM1, ASIM2), asynchronous serial interface status registers 1 and 2 (ASIS1, ASIS2), and baud rate generator control registers 1 and 2 (BRGC1, BRGC2).

(a) Asynchronous serial interface mode registers 1, 2 (ASIM1, ASIM2)

 $\overline{\text{ASIM1}}$ and ASIM2 can be set by a 1-bit or 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets ASIM1 and ASIM2 to 00H.

Address: 0FF70H, 0FF71H After reset: 00H R/W

Symbol <7> <6> 5 4 3 2 1 0 **ASIMn** TXEn RXEn PSn1 PSn0 CLn SLn ISRMn **IRDAMn**

| TXEn | RXEn | Operation mode | RxD1/P20, RxD2/P70 pin function | TxD1/P21, TxD2/P71 pin function |
|------|------|---------------------------------|------------------------------------|---------------------------------|
| 0 | 0 | Operation stop | Port function | Port function |
| 0 | 1 | UART mode (Receive only) | Serial function | Port function |
| 1 | 0 | UART mode (Transmit only) | Port function | Serial function |
| 1 | 1 | UART mode (Transmit/Receive) | Serial function | Serial function |

| PSn1 | PSn0 | Parity bit specification |
|------|------|--|
| 0 | 0 | No parity |
| 0 | 1 | Always add 0 parity during transmission Do not perform parity check during reception (parity error not generated) |
| 1 | 0 | Odd parity |
| 1 | 1 | Even parity |

| CLn | Transmit data character length specification |
|-----|--|
| 0 | 7 bits |
| 1 | 8 bits |

| SLn | Transmit data stop bit length specification |
|-----|---|
| 0 | 1 bit |
| 1 | 2 bits |

| ISRMn | Receive completion interrupt control at error occurrence | | | | |
|---|--|--|--|--|--|
| O Generate receive completion interrupt when error occurs | | | | | |
| 1 | Do not generate receive completion interrupt when error occurs | | | | |

| IRD | AMn | Infrared data transfer mode operation specificationNote 1 | | | | | | |
|-----|-----|--|--|--|--|--|--|--|
| (| 0 | UART (Transmit/Receive) mode | | | | | | |
| 1 | 1 | Infrared data transfer (Transmit/Receive) mode ^{Note 2} | | | | | | |

Notes 1. Specification of the UART or infrared data transfer mode is controlled with TXEn and RXEn.

2. When the infrared data transfer mode is used, be sure to set "0000" (set clock to fsck/16) to bits 3 to 0 (MLDn3 to MLDn0) of baud rate generator control register n (BRGCn).

Caution Before switching the operation mode, stop serial transmission or reception.

(b) Asynchronous serial interface status registers 1, 2 (ASIS1, ASIS2)

ASIS1 and ASIS2 can be read by a 1-bit or 8-bit memory manipulation instruction. RESET input sets ASIS1 and ASIS2 to 00H.

Address: 0FF72H, 0FF73H After reset: 00H R

| Symbol | 7 | 6 | 5 | 4 | 3 | <2> | <1> | <0> |
|--------|---|---|---|---|---|-----|-----|------|
| ASISn | 0 | 0 | 0 | 0 | 0 | PEn | FEn | OVEn |

| PEn | Parity error flag |
|-----|--|
| 0 | Parity error not generated |
| 1 | Parity error generated (when parity of transmit data does not match) |

| FEn | Framing error flag |
|-----|--|
| 0 | Framing error not generated |
| 1 | Framing error generated ^{Note 1} (when stop bit(s) is not detected) |

| OVEn | Overrun error flag |
|------|---|
| 0 | Overrun error not generated |
| 1 | Overrun error generated ^{Note 2} (When next receive operation is completed before data from receive buffer register is read) |

Notes 1. Even if the stop bit length has been set to 2 bits with bit 2 (SLn) of asynchronous serial interface mode register n (ASIMn), stop bit detection during reception is only 1 bit.

2. Be sure to read receive buffer register n (RXBn) when an overrun error occurs. An overrun error is generated each time data is received until RXBn is read.

(c) Baud rate generator control registers 1, 2 (BRGC1, BRGC2)

BRGC1 and BRGC2 are set by a 1-bit or 8-bit memory manipulation instruction. RESET input sets BRGC1 and BRGC2 to 00H.

Address: 0FF76H, 0FF77H After reset: 00H

7 5 Symbol 6 2 4 3 1 TPSn2 TPSn1 TPSn0 MDLn3 MDLn2 MDLn1

BRGCn

| TPSn2 | TPSn1 | TPSn0 | 5-bit counter source clock selection | m |
|-------|-------|-------|--------------------------------------|---|
| 0 | 0 | 0 | External clock (ASCKn) | 0 |
| 0 | 0 | 1 | fxx (12.5 MHz) | 0 |
| 0 | 1 | 0 | fxx/2 (6.25 MHz) | 1 |
| 0 | 1 | 1 | fxx/4 (3.13 MHz) | 2 |
| 1 | 0 | 0 | fxx/8 (1.56 MHz) | 3 |
| 1 | 0 | 1 | fxx/16 (781 kHz) | 4 |
| 1 | 1 | 0 | fxx/32 (391 kHz) | 5 |
| 1 | 1 | 1 | TO1 (TM1 output) | 0 |

| MDLn3 | MDLn2 | MDLn1 | MDLn0 | Baud rate generator input clock selection | k |
|-------|-------|-------|-------|---|----|
| 0 | 0 | 0 | 0 | fsck/16 | 0 |
| 0 | 0 | 0 | 1 | fsck/17 | 1 |
| 0 | 0 | 1 | 0 | fsck/18 | 2 |
| 0 | 0 | 1 | 1 | fsck/19 | 3 |
| 0 | 1 | 0 | 0 | fsck/20 | 4 |
| 0 | 1 | 0 | 1 | fsck/21 | 5 |
| 0 | 1 | 1 | 0 | fsck/22 | 6 |
| 0 | 1 | 1 | 1 | fsck/23 | 7 |
| 1 | 0 | 0 | 0 | fsck/24 | 8 |
| 1 | 0 | 0 | 1 | fscк/25 | 9 |
| 1 | 0 | 1 | 0 | fsck/26 | 10 |
| 1 | 0 | 1 | 1 | fsck/27 | 11 |
| 1 | 1 | 0 | 0 | fsck/28 | 12 |
| 1 | 1 | 0 | 1 | fscк/29 | 13 |
| 1 | 1 | 1 | 0 | fscк/30 | 14 |
| 1 | 1 | 1 | 1 | Setting prohibited | _ |

0

MDLn0

- Cautions 1. If a write operation to BRGC1 and BRGC2 is performed during communication, the baud rate generator output will become garbled and normal communication will not be achieved. Therefore, do not perform write operations to BRGC1 and BRGC2 during communication.
 - 2. Refer to the data sheet for details of the high-/low-level width of ASCKn when selecting the external clock (ASCKn) for the source clock of the 5-bit counter.
 - 3. Set the 8-bit timer mode control register (TMC1) as follows when selecting TO1 for the source clock of the 5-bit counter.

Moreover, set TOE1 to 0 when TO1 is not output externally and to 1 when TO1 is output externally.

Remarks 1. n = 1, 2

- 2. Figures in parentheses apply to operation at fxx = 12.5 MHz.
- 3. fsck: Source clock of 5-bit counter
- **4.** m: Value set in TPSn0 to TPSn2 ($0 \le m \le 5$)
- **5.** k: Value set in MDLn0 to MDLn3 ($0 \le k \le 14$)

The transmit/receive clock for the baud rate to be generated is the signal obtained by dividing the 5-bit counter source clock.

Generation of transmit/receive clock for baud rate

The baud rate is obtained from the following equation.

[Baud rate] =
$$\frac{T}{2^{m+1} \times (k+16)}$$
 [Hz]

T: 5-bit counter source clock

- When using a divided main system clock: Main system clock (fxx)
- When an external clock (ASCKn) is selected: Output frequency of ASCKn
- When the timer 1 output (TO1) is selected: Output frequency of TO1

m: Value set in TPSn0 to TPSn2 ($0 \le m \le 5$)

k: Value set in MDLn0 to MDLn3 ($0 \le k \le 14$)

Baud rate capacity error range

The baud rate capacity range depends on the number of bits per frame and the counter division ratio [1/(16 + k)].


Table 17-4 shows the relation between the main system clock and the baud rate, Figure 17-6 shows a baud rate capacity error example.

Table 17-4. Relationship Between Main System Clock and Baud Rate

| Baud rate | fxx = 12.5 N | 1Hz | fxx = 6.25 MHz | | fxx = 3.00 MHz | |
|-----------|--------------|-----------|----------------|-----------|----------------|-----------|
| (bps) | BRGC Value | Error (%) | BRGC Value | Error (%) | BRGC Value | Error (%) |
| 2,400 | _ | _ | _ | _ | 64H | 2.34 |
| 4,800 | _ | _ | 64H | 1.73 | 54H | 2.34 |
| 9,600 | 64H | 1.73 | 54H | 1.73 | 44H | 2.34 |
| 19,200 | 54H | 1.73 | 44H | 1.73 | 34H | 2.34 |
| 31,250 | 49H | 0.00 | 39H | 0.00 | 28H | 0 |
| 38,400 | 44H | 1.73 | 34H | 1.73 | 24H | 2.34 |
| 76,800 | 34H | 1.73 | 24H | 1.73 | 14H | 2.34 |
| 150K | 24H | 1.73 | 14H | 1.73 | _ | _ |
| 300K | 14H | 1.73 | _ | _ | _ | _ |

Remark When TM1 output is used, 150 to 38,400 bps is supported (during operation with fxx = 12.5 MHz)

Figure 17-6. Baud Rate Capacity Error Considering Sampling Errors (When k = 0)



Remark T: 5-bit counter source clock period

Baud rate capacity error (k = 0)
$$\frac{\pm 15.5}{320} \times 100 = 4.8438$$
 (%)

(2) Communication operation

(a) Data format

The transmission/reception data format consists of a start bit, character bits, parity bit, and stop bit(s) forming character frames, as shown in Figure 17-7.

Specification of the character bit length inside data frames, selection of the parity, and selection of the stop bit length, are performed with asynchronous serial interface mode register n (ASIMn).

Figure 17-7. Asynchronous Serial Interface Transmit/Receive Data Format



- Start bit 1 bit
- Character bits 7 bits/8 bits
- Parity bit Even parity/Odd parity/0 parity/No parity
- Stop bit(s) 1 bit/2 bits

If 7 bits has been selected as the number of character bits, only the lower 7 bits (bits 0 to 6) are valid. In the case of transmission, the highest bit (bit 7) is ignored. In the case of reception, the highest bit (bit 7) always becomes "0".

The setting of the serial transfer rate is performed with asynchronous serial interface mode register n (ASIMn) and baud rate generator control register n (BRGCn).

If a serial data reception error occurs, it is possible to determine the contents of the reception error by reading the status of asynchronous serial interface status register n (ASISn).

(b) Parity types and operations

Parity bits serve to detect bit errors in transmit data. Normally, the parity bit used on the transmit side and the receive side are of the same type. In the case of even parity and odd parity, it is possible to detect "1" bit (odd number) errors. In the case of 0 parity and no parity, errors cannot be detected.

(i) Even parity

· During transmission

Makes the number of "1"s in transmit data that includes the parity bit even. The value of the parity bit changes as follows.

```
If the number of "1" bits in transmit data is odd: 1 if the number of "1" bits in transmit data is even: 0
```

· During reception

The number of "1" bits in receive data that includes the parity bit is counted, and if it is odd, a parity error occurs.

(ii) Odd parity

· During transmission

Odd parity is the reverse of even parity. It makes the number of "1"s in transmit data that includes the parity bit odd. The value of the parity bit changes as follows.

```
If the number of "1" bits in transmit data is odd: 0 if the number of "1" bits in transmit data is even: 1
```

· During reception

The number of "1" bits in receive data that includes the parity bit is counted, and if it is even, a parity error occurs.

(iii) 0 Parity

During transmission, makes the parity bit "0", regardless of the transmit data.

Parity bit check is not performed during reception. Therefore, no parity error occurs, regardless of whether the parity bit value is "0" or "1".

(iv) No parity

No parity is appended to transmit data.

Receive data is received assuming that it has no parity bit. No parity error can occur because there is no parity bit.

(c) Transmission

Transmission is begun by writing transmit data to transmit shift register n (TXSn). The start bit, parity bit, and stop bit(s) are automatically added.

The contents of transmit shift register n (TXSn) are shifted out upon transmission start, and when transmit shift register n (TXSn) becomes empty, a transmit completion interrupt (INTSTn) is generated.


Caution

In the case of UART transmission, follow the procedure below when performing transmission for the first time.

- <1> Set the port to the input mode (PM21 = 1 or PM71 = 1), and write 0 to the port latch.
- <2> Set bit 7 (TXEn) of asynchronous serial interface mode register n (ASIMn) to 1 to enable UART transmission (output a high level from the TXDn pin).
- <3> Set the port to the output mode (PM21 = 0 or PM71 = 0).
- <4> Write transmit data to TXSn, and start transmission.
 If the port is set to the output mode first, 0 will be output from the pins, which may cause malfunction.

Remark n = 1, 2

Figure 17-8. Asynchronous Serial Interface Transmit Completion Interrupt Timing



(b) Stop bit length: 2

Caution

Do not write to asynchronous serial interface mode register n (ASIMn) during transmission. If you write to the ASIMn register during transmission, further transmission operations may become impossible (in this case, input RESET to return to normal).

Whether transmission is in progress or not can be judged by software, using the transmit completion interrupt (INTSTn) or the interrupt request flag (STIFn) set by INTSTn.

(d) Reception

When the RXEn bit of asynchronous serial interface mode register n (ASIMn) is set to 1, reception is enabled and sampling of the RxDn pin input is performed.

Sampling of the RxDn pin input is performed by the serial clock set in baud rate generator control register n (BRGCn).

When the RxDn pin input becomes low level, the 5-bit counter of the baud rate generator starts counting, and outputs the data sampling start timing signal when half the time of the set baud rate has elapsed. If the result of re-sampling the RxDn pin input with this start timing signal is low level, the RxDn pin input is perceived as the start bit, the 5-bit counter is initialized and begins counting, and data sampling is performed. When, following the start bit, character data, the parity bit, and one stop bit are detected, reception of one frame of data is completed.


When reception of one frame of data is completed, the receive data in the shift register is transferred to receive buffer register n (RXBn), and a receive completion interrupt (INTSRn) is generated.

Moreover, even if an error occurs, the receive data for which the error occurred is transferred to RXBn. If an error occurs, when bit 1 (ISRMn) of ASIMn is cleared (0), INTSRn is generated (refer to **Figure 17-10**). When bit ISRMn is set (1), INTSRn is not generated.

When bit RXEn is reset to 0 during a receive operation, the receive operation is immediately stopped. At this time, the contents of RXBn and ASISn remain unchanged, and INTSRn and INTSERn are not generated.

Remark n = 1, 2

Figure 17-9. Asynchronous Serial Interface Receive Completion Interrupt Timing



Caution Even when a receive error occurs, be sure to read the receive buffer register (RXBn). If RXBn is not read, an overrun error will occur during reception of the next data, and the reception error status will continue indefinitely.

(e) Receive error

Errors that occur during reception are of three types: parity errors, framing errors, and overrun errors. As the data reception result error flag is set inside asynchronous serial interface status register n (ASISn), the receive error interrupt (INTSERn) is generated. A receive error interruption is generated before a receive end interrupt (INTSRn). Receive error causes are shown in Table 17-5.

What type of error has occurred during reception can be detected by reading the contents of asynchronous serial interface status register n (ASISn) during processing of the receive error interrupt (refer to **Table 17-5** and **Figure 17-10**).


The contents of ASISn are reset to 0 either when receive buffer register n (RXBn) is read or when the next data is received (If the next data has an error, this error flag is set).

Remark n = 1, 2

Table 17-5. Receive Error Causes

| Receive Error | Receive Error Cause | | | |
|---|---|-----|--|--|
| Parity error Parity specified for transmission and parity of receive data don't match | | | | |
| Framing error | Framing error Stop bit was not detected | | | |
| Overrun error | Next data reception was completed before data was read from the receive buffer register | 01H | | |

Figure 17-10. Receive Error Timing



Note If a receive error occurs, when bit ISRMn is set (1), INTSRn is not generated.

- Cautions 1. The contents of the ASISn register are reset to 0 either when receive buffer register n (RXBn) is read or when the next data is received. To find out the contents of the error, be sure to read ASISn before reading RXBn.
 - 2. Be sure to read receive buffer register n (RXBn) even when a receive error occurs. If RXBn is not read, an overrun error will occur at reception of the next data, and the receive error status will continue indefinitely.

17.3.3 Infrared data transfer mode

Infrared data transfer mode enables pulse output and pulse reception in the following data format. However this mode does not conform to the IrDA specifications.

(1) Data format

A comparison of the data format in the UART mode and the data format in the infrared data transfer mode is shown in Figure 17-11.

IR frames correspond to the bit strings of UART frames made up of a start bit, eight data bits, and a stop bit. The length of the electrical pulse transmitted/received with these IR frames is 3/16 of a 1-bit period. A pulse of 3/16 of a 1-bit period rises from the center of the bit period (see figure below).





Figure 17-11. Comparison of Infrared Data Transfer Mode and UART Mode Data Formats



(2) Bit rate and pulse width

115.2

+/- 0.87

The bit rates, bit rate capacity errors, and pulse widths are shown in Table 17-6.

Per specifications, the minimum pulse width can be either 3/16 of the bit period or the minimum pulse width of a 115.2 kbps signal (1.63 μ s to 22 μ s capacity error), and thus is the same regardless of the bit rate.

The maximum pulse width is obtained by adding the greater of 2.5 % of the bit period or 1.08 μ s to 3/16 of the bit time.

Bit Rate Bit Rate Capacity Error Minimum Pulse Width Pulse Width 3/16 Rating Pulse Width Maximum Value (μs)Note 1 (% of bit rate) (kbits/s) (μs) (μs) 2.4 Note 2 +/- 0.87 88.55 1.41 78.13 9.6 Note 2 +/- 0.87 1.41 19.53 22.13 19.2Note 2 9.77 11.07 +/- 0.87 1.41 38.4Note 2 +/- 0.87 1.41 4.88 5.96 57.6 +/- 0.87 3.26 4.34

Table 17-6. Bit Rate and Pulse Width Values

Notes 1. The minimum value of the pulse width that can be received can be calculated as follows:

[Minimum value of receivable pulse width] =
$$\frac{1}{16 \times [Bit rate]}$$

1.41

1.41

2. The minimum pulse width of 1.41 μ s cannot be detected unless the bit rate is 44.4 kbps or more.

1.63


2.71

An example of how to calculate the maximum pulse width when the bit rate is 2.4 kbps is shown below.

$$78.13 + (78.13 \times \frac{16}{3} \times 0.025) = 88.55 \text{ [}\mu\text{s]}$$


(3) I/O data and internal signals

· Transmission timing



· Reception timing

Reception of half data of set baud rate is delayed.



17.3.4 Standby mode operation

(1) HALT mode operation

Serial transfer operation is normally performed.

(2) STOP mode or IDLE mode operation

(a) When internal clock is selected as serial clock

Asynchronous serial interface mode register n (ASIMn), transmit shift register n (TXSn), receive shift register n (RXn), and receive buffer register n (RXBn) stop operation holding the value immediately before the clock stops.

If the clock stops (STOP mode) during transmission, the TxDn pin output data immediately before the clock stopped is held. If the clock stops during reception, receive data up to immediately before the clock stopped is stored, and subsequent operation is stopped. When the clock is restarted, reception is resumed.

Remark n = 1, 2

(b) When external clock is selected as serial clock

Serial transfer operation is performed normally. However, interrupt requests are pended without being acknowledged. Interrupt requests are acknowledged after the STOP mode or IDLE mode has been released through NMI input, INTP0 to INTP6 input, watch timer interrupt or key return interrupt (P80 to P87).

17.4 3-Wire Serial I/O Mode

This mode is used to perform 8-bit data transfer with the serial clock (SCK1, SCK2), serial output (SO1, SO2), and serial input (SI1, SI2) lines.

The 3-wire serial I/O mode supports simultaneous transmit/receive operation, thereby reducing the data transfer processing time.

The start bit of 8-bit data for serial transfer is fixed as the MSB.

The 3-wire serial I/O mode is effective when connecting a peripheral I/O with an on-chip clocked serial interface, a display controller, etc.

17.4.1 Configuration

The 3-wire serial I/O mode has the following hardware configuration.

Figure 17-12 shows the block diagram for the 3-wire serial I/O mode.

Table 17-7. 3-Wire Serial I/O Configuration

| Item | Configuration | | |
|--|--|--|--|
| Register | Serial I/O shift registers 1, 2 (SIO1, SIO2) | | |
| Control register Serial operation mode registers 1, 2 (CSIM1, CSIM2) | | | |




Figure 17-12. Block Diagram in 3-Wire Serial I/O Mode

Serial I/O shift registers 1, 2 (SIO1, SIO2)

These are 8-bit registers that perform parallel-serial conversion, and serial transmission/reception (shift operation) in synchronization with the serial clock.

SIOn is set with an 8-bit memory manipulation instruction.

When bit 7 (CSIEn) of the serial operation mode register (CSIMn) is 1, serial operation can be started by writing/reading data to/from SIOn.

During transmission, data written to SIOn is output to the serial output pin (SOn).

During reception, data is read into SIOn from the serial input pin (SIn).

RESET input sets SIO1 and SIO2 to 00H.

Caution During transfer operation, do not perform access to SIOn other than access acting as a transfer start trigger (read and write are prohibited when MODEn = 0 and MODEn = 1, respectively).

17.4.2 Control registers

Serial operation mode registers 1, 2 (CSIM1, CSIM2)

CSIM1 and CSIM2 are used to set the serial clock, operation mode, and operation enable/disable during the 3-wire serial I/O mode.

CSIM1 and CSIM2 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM1 and CSIM2 to 00H.

Figure 17-13. Serial Operation Mode Registers 1, 2 (CSIM1, CSIM2) Format

Address: 0FF91H, 0FF92H After reset: 00H R/W 5 Symbol <7> 6 4 3 2 1 0 CSIMn CSIEn 0 0 MODEn SCLn1 SCLn0 0 0

| CSIEn | SIOn operation enable/disable setting | | | |
|-------|---------------------------------------|--------------------------|---------------------------------|--|
| | Shift register operation | Serial counter | Port | |
| 0 | Operation disable | Clear | Port function ^{Note} | |
| 1 | Operation enable | Counter operation enable | Serial function + port function | |

| MODEn | Transfer operation mode flag | | | | |
|-------|-----------------------------------|------------------------|------------------|--|--|
| | Operation mode | Transfer start trigger | SOn output | | |
| 0 | Transmit or transmit/receive mode | SIOn write | Normal output | | |
| 1 | Receive-only mode | SIOn read | Fix to low level | | |

| SCLn1 | SCLn0 | Clock selection | | | |
|-------|-------|------------------------------------|--|--|--|
| 0 | 0 | External clock to SCKn | | | |
| 0 | 1 | 8-bit timer/counter 2 (TM2) output | | | |
| 1 | 0 | fxx/8 (1.56 MHz) | | | |
| 1 | 1 | fxx/16 (781 kHz) | | | |

Notes 1. When CSIEn = 0 (SIOn operation stop status), pins connected to SIn, SOn, and SCKn can be used as ports.

2. Set the external clock and TO2 to fxx/8 or below when selecting the external clock (SCKn) and TM2 output (TO2) for the clock.

Remarks 1. n = 1, 2

2. Figures in parentheses apply to operation with fxx = 12.5 MHz.

17.4.3 Operation

The following two types of 3-wire serial I/O operation mode are available.

- · Operation stop mode
- · 3-wire serial I/O mode

(1) Operation stop mode

Serial transfer is not possible in the operation stop mode, which reduces power consumption. Moreover, in operation stop mode, pins can normally be used a I/O ports.

(a) Register setting

The operation stop mode is set by serial operation registers 1 and 2 (CSIM1, CSIM2). CSIM1 and CSIM2 can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input sets CSIM1 and CSIM2 to 00H.

Figure 17-14. Serial Operation Mode Registers 1, 2 (CSIM1, CSIM2) Format

| Address: 0 | FF91H, 0FF9 | 92H After res | et: 00H F | R/W | | | | |
|------------|-------------|---------------|-----------|-----|---|-------|-------|-------|
| Symbol | <7> | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CSIMn | CSIEn | 0 | 0 | 0 | 0 | MODEn | SCLn1 | SCLn0 |

| CSIEn | SIOn operation enable/disable setting | | | |
|-------|---------------------------------------|--------------------------|---------------------------------|--|
| | Shift register operation | Serial counter | Port | |
| 0 | Operation disable | Clear | Port function ^{Note} | |
| 1 | Operation enable | Counter operation enable | Serial function + port function | |

Note When CSIEn = 0 (SIOn operation stop status), pins connected to SIn, SOn, and SCKn can be used as ports.

(2) 3-wire serial I/O mode

The 3-wire serial I/O mode is effective when connecting a peripheral I/O with an on-chip clocked serial interface, a display controller, etc.

This mode is used to perform communication with the serial clock (SCK1, SCK2), serial output (SO1, SO2), and serial input (SI1, SI2) lines.

(a) Register setting

The 3-wire serial I/O mode is set by serial operation mode registers 1 and 2 (CSIM1, CSIM2). CSIM1 and CSIM2 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM1 and CSIM2 to 00H.

Figure 17-15. Serial Operation Mode Registers 1, 2 (CSIM1, CSIM2) Format

| Address: 0 | FF91H, 0FF9 | 2H After res | et: 00H F | R/W | | | | |
|------------|-------------|--------------|-----------|-----|---|-------|-------|-------|
| Symbol | <7> | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CSIMn | CSIEn | 0 | 0 | 0 | 0 | MODEn | SCLn1 | SCLn0 |

| CSIEn | SIOn operation enable/disable setting | | | | | | | |
|-------|---------------------------------------|--------------------------|---------------------------------|--|--|--|--|--|
| | Shift register operation | Port | | | | | | |
| 0 | Operation disable | Clear | Port function ^{Note} | | | | | |
| 1 | Operation enable | Counter operation enable | Serial function + port function | | | | | |

| MODEn | Transfer operation mode flag | | | | | | | | |
|-------|-----------------------------------|------------------------|------------------|--|--|--|--|--|--|
| | Operation mode | Transfer start trigger | SOn output | | | | | | |
| 0 | Transmit or transmit/receive mode | SIOn write | Normal output | | | | | | |
| 1 | Receive-only mode | SIOn read | Fix to low level | | | | | | |

| SCLn1 | SCLn0 | Clock selection | | | |
|-------|-------|------------------------------------|--|--|--|
| 0 | 0 | External clock to SCKn | | | |
| 0 | 1 | 8-bit timer/counter 2 (TM2) output | | | |
| 1 | 0 | fxx/8 (1.56 MHz) | | | |
| 1 | 1 | fxx/16 (781 kHz) | | | |

Notes 1. When CSIEn = 0 (SIOn operation stop status), pins connected to SIn, SOn, and SCKn can be used as ports.

2. Set the external clock and TO2 to fxx/8 or below when selecting the external clock (SCKn) and TM2 output (TO2) for the clock.

Remarks 1. n = 1, 2

2. Figures in parentheses apply to operation with fxx = 12.5 MHz.

(b) Communication operation


The 3-wire serial I/O mode performs data transmission/reception in 8-bit units. Data is transmitted and received one bit at a time in synchronization with the serial clock.

The shift operation of serial I/O shift register n (SIOn) is performed in synchronization with the falling edge of the serial clock (\overline{SCKn}). Transmit data is held in the SOn latch, and is output from the SOn pin. Receive data input to the SIn pin is latched to SIOn at the rising edge of the \overline{SCKn} signal.

SIOn operation is automatically stopped when 8-bit transfer ends, and an interrupt request flag (SRIFn) is set.

Remark n = 1, 2

Figure 17-16. 3-Wire Serial I/O Mode Timing



Remark n = 1, 2

(c) Transfer start

Serial transfer starts by setting (or reading) transfer data to serial I/O shift register n (SIOn) when the following two conditions are satisfied.

- SIOn operation control bit (CSIEn) = 1
- Following 8-bit serial transfer, the internal serial clock is stopped, or SCKn is high level
- · Transmit or transmit/receive mode

When CSIEn = 1 and MODEn = 0, transfer is started with SIOn write

· Receive-only mode

When CSIEn = 1 and MODEn = 1, transfer is started with SIOn read

Remark n = 1, 2

Caution After data is written to SIOn, transfer will not start even if CSIEn is set to "1".

Serial transfer automatically stops at the end of 8-bit transfer, and the interrupt request flag (SRIFn) is set.

CHAPTER 18 3-WIRE SERIAL I/O MODE

18.1 Function

This mode transfers 8-bit data by using the three lines of the serial clock (SCK0), the serial output (SO0), and the serial input (SI0).

Since the 3-wire serial I/O mode can perform simultaneous transmission and reception, the data transfer processing time becomes shorter.

The starting bit of the 8-bit data to be serially transferred is fixed at the MSB.

The 3-wire serial I/O mode is valid when the peripheral I/O or display controller equipped with a clocked serial interface is connected.

18.2 Configuration

The 3-wire serial I/O mode consists of the following hardware.

Figure 18-1 is a block diagram of the clocked serial interface (CSI) in the 3-wire serial I/O mode.

Table 18-1. 3-Wire Serial I/O Configuration

| Item | Configuration |
|------------------|--|
| Register | Serial I/O shift register 0 (SIO0) |
| Control register | Serial operating mode register 0 (CSIM0) |




Figure 18-1. Block Diagram of Clocked Serial Interface (in 3-Wire Serial I/O Mode)

• Serial I/O shift register 0 (SIO0)

This 8-bit shift register performs parallel to serial conversion and serially communication (shift operation) synchronized to the serial clock.

SIO0 is set by an 8-bit memory manipulation instruction.

When bit 7 (CSIE0) in serial operation mode register 0 (CSIM0) is 1, serial operation starts by writing data to or reading it from SIO0.

When transmitting, the data written to SIO0 is output to the serial output (SO0).

When receiving, data is read from the serial input (SI0) to SIO0.

RESET input sets SIO0 to 00H.

Caution Do not access SIO0 during a transfer except for an access that becomes a transfer start trigger.

(When MODE0 = 0, reading is disabled; and when MODE0 = 1, writing is disabled.)

18.3 Control Registers

• Serial operation mode register 0 (CSIM0)

The CSIM0 register sets the serial clock and operating mode to the 3-wire serial I/O mode, and enables or stops operation.

CSIM0 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM0 to 00H.

Figure 18-2. Serial Operation Mode Register 0 (CSIM0) Format

Address: 0FF90H After reset: 00H R/W Symbol <7> 6 5 4 3 2 1 0 CSIM0 SCL01 CSIE0 0 0 0 0 MODE0 SCL00

| CSIE0 | SIO0 operation enable/disable setting | | | | | | |
|-------|---------------------------------------|------------------------|---------------------------------|--|--|--|--|
| | Shift Register Operation | Serial Counter | Port | | | | |
| 0 | Disable operation | Clear | Port function ^{Note} | | | | |
| 1 | Enable operation | Enable count operation | Serial function + Port function | | | | |

| MODE0 | Transfer operation mode flag | | | | | | | |
|-------|-----------------------------------|------------------------|---------------|--|--|--|--|--|
| | Operation Mode | Transfer Start Trigger | SO0 Output | | | | | |
| 0 | Transmit or transmit/receive mode | SIO0 write | Normal output | | | | | |
| 1 | Receive-only mode | SIO0 read | Fixed low | | | | | |

| SCL01 | SCL00 | Clock selection | | | | |
|-------|-------|------------------------------------|--|--|--|--|
| 0 | 0 | External clock to SCK0 | | | | |
| 0 | 1 | 8-bit timer/counter 2 (TM2) output | | | | |
| 1 | 0 | fxx/8 (1.56 MHz) | | | | |
| 1 | 1 | fxx/16 (781 kHz) | | | | |

Note If CSIE0 = 0 (SIO0 operation stopped state), the pins connected to SI0, SO0 and SCK0 can function as ports.

Cautions 1. Set 8-bit timer mode control register 2 (TMC2) as follows when selecting 8-bit timer counter 2 (TM2) output as the clock.

TMC26 = 0, TMC24 = 0, LVS2 = 0, LVR2 = 0, TMC21 = 1

Moreover, set TOE2 to 0 when TO2 is not output externally and to 1 when TO2 is output externally.

2. Set the external clock and TO2 to fxx/8 or below when selecting the external clock (SCKn) and TM2 output (TO2) for the clock.

Remark Figures in parentheses apply to operation with fxx = 12.5 MHz.

Table 18-2. Serial Interface Operation Mode Settings

(1) Operation stopped mode

| | CSIM0 | | PM25 | P25 | PM26 | P26 | PM27 | P27 | First | Shift | P25/SI0/SDA0 | P26/SO0 | P27/SCK0/SCL0 |
|-------|-------|-------|---------|---------|---------|---------|---------|---------|--------------------|---------|--------------|--------------|---------------|
| CSIE0 | SCL01 | SCL00 | | | | | | | Bit | Clock | Pin Function | Pin Function | Pin Function |
| 0 | × | × | ×Note 1 | - | – – P25 | | P26 | P27 |
| | | | Other | than a | above | | | | Setting prohibited | | | | |

(2) 3-wire serial I/O mode

| | CSIM0 | | PM25 | P25 | PM26 | P26 | PM27 | P27 | First | Shift | P25/SI0/SDA0 | P26/SO0 | P27/SCK0/SCL0 |
|-------|------------------|--------|----------|---------|------|-----|------|---------|--------------|-------------------|-----------------------|----------------------|---------------|
| CSIE0 | SCL01 | SCL00 | | | | | | | Bit | Clock | Pin Function | Pin Function | Pin Function |
| 1 | 0 | 0 | 1 Note 2 | ×Note 2 | 0 | 0 | 1 | × | MSB | External clock | SIO ^{Note 2} | SO0 (CMOS output) | SCK0 input |
| | Note 3 | Note 3 | | | | | 0 | 0 | | Internal clock | | | SCK0 output |
| | Other than above | | | | | | | Setting | g prohibited | | | | |

Notes 1. These pins can be used for port functions.

- 2. When only transmission is used, this pin can be used as P25 (CMOS input/output).
- 3. Refer to serial operation mode register 0 (CSIM0).

Remark ×: don't care

18.4 Operation

3-wire serial I/O has the following two operating modes.

- · Operation stop mode
- 3-wire serial I/O mode

(1) Operation stop mode

Since serial transfers are not performed in the operation stop mode, power consumption can be decreased. In the operation stop mode, the pin can be used as an ordinary I/O port.

(a) Register settings

The operation stop mode is set in serial operation mode register 0 (CSIM0). CSIM0 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM0 to 00H.

Figure 18-3. Serial Operation Mode Register 0 (CSIM0) Format

| Address: | 0FF90H Afte | r reset: 00H | R/W | | | | | |
|----------|-------------|--------------|-----|---|---|-------|-------|-------|
| Symbol | <7> | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CSIM0 | CSIE0 | 0 | 0 | 0 | 0 | MODE0 | SCL01 | SCL00 |

| CSIE0 | SIO0 operating enable/disable setting | | | | | | | |
|-------|---------------------------------------|------------------------|---------------------------------|--|--|--|--|--|
| | Shift register operation | Serial counter | Port | | | | | |
| 0 | Disable operation | Clear | Port function ^{Note} | | | | | |
| 1 | Enable operation | Enable count operation | Serial function + Port function | | | | | |

Note If CSIE0 = 0 (SIO0 operation stopped state), the pins connected to SI0, SO0, and $\overline{\text{SCK0}}$ can function as ports.

(2) 3-wire serial I/O mode

The 3-wire serial I/O mode is valid when connected to peripheral I/O or a display controller equipped with the clocked serial interface.

Communication is over three lines, the serial clock (SCKO), serial output (SOO), and serial input (SIO).

(a) Register setting

The 3-wire serial I/O mode is set in serial operation mode register 0 (CSIM0).

CSIM0 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM0 to 00H.

Figure 18-4. Serial Operation Mode Register 0 (CSIM0) Format

R/W Address: 0FF90H After reset: 00H Symbol 6 2 0 <7> 5 3 1 CSIM0 CSIE0 0 0 0 MODE0 SCL01 SCL00

| CSIE0 | SIO0 operation enable/disable setting | | | |
|-------|---------------------------------------|--|---------------------------------|--|
| | Shift Register Operation | Shift Register Operation Serial Counter Port | | |
| 0 | Disable operation | Clear | Port function ^{Note} | |
| 1 | Enable operation | Enable count operation | Serial function + Port function | |

| MODE0 | Transfer operation mode flag | | |
|-------|-----------------------------------|---------------------------------------|-----------------|
| | Operation mode | Operation mode Transfer start trigger | |
| 0 | Transmit or transmit/receive mode | SIO0 write | Normal output |
| 1 | Receive-only mode | SIO0 read | Low level fixed |

| SCL01 | SCL00 | Clock selection | |
|-------|-------|------------------------------------|--|
| 0 | 0 | External clock to SCK0 | |
| 0 | 1 | 8-bit timer/counter 2 (TM2) output | |
| 1 | 0 | fxx/8 (1.56 MHz) | |
| 1 | 1 | fxx/16 (781 kHz) | |

Note If CSIE0 = 0 (SIO0 operation stopped state), the pins connected to SI0, SO0, and SCK0 can function as ports.

Cautions 1. Set 8-bit timer mode control register 2 (TMC2) as follows when selecting 8-bit timer counter 2 (TM2) output as the clock.

TMC26 = 0, TMC24 = 0, LVS2 = 0, LVR2 = 0, TMC21 = 1

Moreover, set TOE2 to 0 when TO2 is not output externally and to 1 when TO2 is output externally.

2. Set the external clock and TO2 to fxx/8 or below when selecting the external clock (SCKn) and TM2 output (TO2) for the clock.

Remark Figures in parentheses apply to operation with fxx = 12.5 MHz.

(b) Communication

The 3-wire serial I/O mode transmits and receives in 8-bit units. Data is transmitted and received with each bit synchronized to the serial clock.

The shifting of serial I/O shift register 0 (SIO0) is synchronized to the falling edge of the serial clock ($\overline{SCK0}$). The transmitted data are held in the latch and output from the SO0 pin. At the rising edge of $\overline{SCK0}$, the received data that was input at the SI0 pin is latched to SIO0.

The end of the 8-bit transfer automatically stops SIO0 operation and sets the interrupt request flag (CSIIF0).




Figure 18-5. 3-Wire Serial I/O Mode Timing

(c) Start transfer

If the following two conditions are satisfied, the serial transfer starts when the transfer data is set in serial I/O shift register 0 (SIO0).

- Control bit (CSIE0) = 1 during SIO0 operation
- After an 8-bit serial transfer, the internal serial clock enters the stopped state or SCK0 is high.
- Transmit or transmit/receive mode
 When CSIE0 = 1 and MODE0 = 0, the transfer starts with an SIO0 write.
- Receive-only mode
 When CSIE0 = 1 and MODE0 = 1, the transfer starts with an SIO0 read.

Caution Even if CSIE0 is set to 1 after the data is written to SIO0, transfer does not start.

Serial transfer is automatically stopped by the end of the 8-bit transfer, and the interrupt request flag (CSIIF0) is set.

CHAPTER 19 I²C BUS MODE (μ PD784216AY, 784218AY SUBSERIES ONLY)

19.1 Overview of Function

• I²C (Inter IC) bus mode (multimaster compatible)

This interface communicates with devices that conform to the I²C bus format.

Eight bit data transfers with multiple devices are performed by the two lines of the serial clock (SCL0) and the serial data bus (SDA0).

In the I^2C bus mode, the master can output the start condition, data, and stop condition on the serial data bus to the slaves.

The slaves automatically detect the received data by hardware. The I^2C bus control portion of the application program can be simplified by using this function.

Since SCL0 and SDA0 become open-drain outputs in the I²C bus mode, pull-up resistors are required on the serial clock line and serial data bus line.

- Cautions 1. If the power to the μ PD784218AY is disconnected while μ PD784218AY functions are not used, the problem is I²C communication will no longer be possible. Even when not used, do not disconnect the power to the μ PD784218AY.
 - 2. If the I²C bus mode is used, set the SCL0/P27 and SDA0/P25 pins to N-channel open-drains by setting the port function control register (PF2).




Figure 19-1. Serial Bus Configuration Example in I²C Bus Mode

19.2 Configuration

The clocked serial interface in the I^2C bus mode consists of the following hardware. Figure 19-2 is a block diagram of clocked serial interface (CSI) in the I^2C bus mode.

Table 19-1. I²C Bus Mode Configuration

| Item | Configuration | |
|---|--|--|
| Registers | Serial shift register (IIC0) | |
| | Slave address register (SVA0) | |
| Control registers I ² C bus control register (IICC0) | | |
| | I ² C bus status register (IICS0) | |
| | Prescaler mode register for serial clock (SPRM0) | |




Figure 19-2. Block Diagram of Clocked Serial Interface (I²C Bus Mode)

(1) Serial shift register (IIC0)

The IIC0 register converts 8-bit serial data into 8-bit parallel data and 8-bit parallel data into 8-bit serial data. IIC0 is used in both transmission and reception.

The actual transmission and reception are controlled by writing and reading IIC0.

IIC0 is set by an 8-bit memory manipulation instruction.

RESET input sets IIC0 to 00H.

(2) Slave address register (SVA0)

When used as a slave, this register sets a slave address.

SVA0 is set by an 8-bit memory manipulation instruction.

RESET input sets SVA0 to 00H.

(3) SO latch

The SO latch holds the output level of the SDA0 pin.

(4) Wake-up controller

This circuit generates an interrupt request when the address set in the slave address register (SVA0) and the reception address matched, or when an extended code was received.

(5) Clock selector

This selects the sampling clock that is used.

(6) Serial clock counter

The serial clock that is output or input during transmission or reception is counted to check 8-bit data communication.

(7) Interrupt request signal generator

This circuit controls the generation of the interrupt request signal (INTIIC0).

The I²C interrupt request is generated by the following two triggers.

- Eighth or ninth clock of the serial clock (set by the WTIM0 bit Note)
- Interrupt request generated by detecting the stop condition (set by the SPIE0 bit Note)

Note WTIM0 bit: Bit 3 in the I²C bus control register (IICC0) SPIE0 bit: Bit 4 in the I²C bus control register (IICC0)

(8) Serial clock controller

In the master mode, the clock output to pin SCL0 is generated by the sampling clock.

(9) Serial clock wait controller

This circuit controls the wait timing.

(10) Acknowledge output circuit, stop condition detector, start condition detector, acknowledge detector

These circuits output and detect the control signals.

(11) Data hold time correction circuit

This circuit generates the hold time of the data to the falling edge of the serial clock.

19.3 Control Registers

The I²C bus mode is controlled by the following three registers.

- I²C bus control register (IICC0)
- I²C bus status register (IICS0)
- · Prescaler mode register for serial clock (SPRM0)

The following registers are also used.

- Serial shift register (IIC0)
- Slave address register (SVA0)

(1) I²C bus control register (IICC0)

The IICC0 register enables and disables the I²C bus mode, sets the wait timing, and sets other I²C bus mode operations.

IICC0 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets IICC0 to 00H.

Figure 19-3. I²C Bus Control Register (IICC0) Format (1/4)

Address: 0FFB0H After reset: 00H R/W Symbol <6> <5> <4> <3> <2> <0> <7> <1> IICC0 IICE0 LREL0 WREL0 SPIE0 WTIM0 ACKE0 SPT0 STT0

| IICE0 | I ² C operation enabled | |
|---|--|---------------------------|
| 0 | Disables operation. Preset the I ² C bus status register (IICS0). Stops internal operation. SCL0 and SDA0 lines output low level. | |
| 1 | Enables operation. | |
| Clear condition (IICE0 = 0) | | Set condition (IICE0 = 1) |
| Cleared by an instruction When RESET is input | | Set by an instruction |

| LREL0 | Release communication | | |
|--|--|--|--|
| 0 | Normal operation | | |
| 1 | Releases microcontroller from the current communication and sets it in the wait state. Automatically clears after execution. The extended code that is unrelated to the base is used during reception. The SCL0 and SDA0 lines are put in the high impedance state. The following flags are cleared. • STD0 • ACKD0 • TRC0 • COI0 • EXC0 • MSTS0 • STT0 • SPT0 | | |
| Until the following communication participation conditions are satisfied, the wait state that was released from communication is entered. • Start as the master after detecting the stop condition. • Address match or extended code reception after the start condition | | | |
| Clear condi | Clear condition (LREL0 = 0) ^{Note} Set condition (LREL0 = 1) | | |
| I | Automatically cleared after execution. When RESET is input • Set by an instruction | | |

| WREL0 | Wait release | | |
|--|--|---------------------------|--|
| 0 | The wait is not released. | | |
| 1 | The wait is released. After the wait is released, it is automatically cleared. | | |
| Clear condition (WREL0 = 0)Note | | Set condition (WREL0 = 1) | |
| Automatically cleared after execution. When RESET is input | | Set by an instruction | |

| SPIE0 | Enable/disable generation of interrupt requests by stop condition detection | |
|---|---|---------------------------|
| 0 | Disable | |
| 1 | Enable | |
| Clear condition (SPIE0 = 0)Note | | Set condition (SPIE0 = 1) |
| Cleared by an instruction When RESET is input | | Set by an instruction |

Note IICE0 = 0 makes this flag signal invalid.

Figure 19-3. I²C Bus Control Register (IICC0) Format (2/4)

| WTIM0 | Control of wait and interrupt request generation | | |
|--|---|---|--|
| 0 | Interrupt request generated at the falling edge of the eighth clock | | |
| | For the master: After the eighth clock is | output, wait with the clock output low. | |
| | For the slave: After the eighth clock is | input, the master waits with the clock low. | |
| 1 | Interrupt request generated at the falling ed | ge of the ninth clock | |
| | For the master: After the ninth clock is o | output, wait with the clock output low. | |
| | For the slave: After the ninth clock is i | nput, the master waits with the clock low. | |
| This bit setting becomes invalid during an address transfer, and becomes valid after the transfer ends. In the master, a wait is inserted at the falling edge of the ninth clock in an address transfer. The slave that received the base address inserts a wait at the falling edge of the ninth clock after the acknowledge is generated. The slave that received the extended code inserts the waits at the falling edge of the eighth clock. | | | |
| Clear condition (WTIM0 = 0) ^{Note} | | Set condition (WTIM0 = 1) | |
| • Cleared | by an instruction | Set by an instruction | |
| When RESET is input | | | |

| ACKE0 | Acknowledge control | |
|---|--|---------------------------|
| 0 | Acknowledge is disabled. | |
| 1 | Acknowledge is enabled. The SDA0 line during the ninth clock period goes low. However, the control is invalid during an address transfer. When EXC0 = 1, the control is valid. | |
| Clear condition (ACKE0 = 0)Note | | Set condition (ACKE0 = 1) |
| Cleared by an instruction When RESET is input | | Set by an instruction |

Note IICE0 = 0 makes this flag signal invalid.

Figure 19-3. I²C Bus Control Register (IICC0) Format (3/4)

| STT0 | Start condition trigger | | |
|--|--|--------------------------|--|
| 0 | The start condition is not generated. | | |
| 1 | When the bus is released (stop condition): The start condition is generated (started as the master). The SDA0 line is changed from high to low, and the start condition is generated. Then, the standard time is guaranteed, and SCL0 goes low. When not participating with the bus: The trigger functions as the start condition reserved flag. When set, the start condition is automatically generated after the bus is released. Wait status (when master) The wait status is canceled and the restart condition is generated. | | |
| When the whole when the setting states | Set timing cautions When the master is receiving: Setting during a transfer is prohibited. When ACKE0 = 0 is set, the end of reception can be set only during the wait period after the transmission to the slave. When the master is transmitting: During the ACK0 acknowledge period, the start condition may not be normally generated. Set STT0 during the wait period. Setting synchronized to SPT0 is prohibited. | | |
| Clear condi | ition (STT0 = 0) ^{Note} | Set condition (STT0 = 1) | |
| Cleared by an instruction IICE0 = 0 LRL0 = 1 When arbitration failed Clear after generating the start condition in the master When RESET is input | | Set by an instruction | |

Note IICE0 = 0 makes this flag signal invalid.

Figure 19-3. I²C Bus Control Register (IICC0) Format (4/4)

| SPT0 | Stop condition trigger | | |
|--|---|---------------------|--------------------------|
| 0 | The stop condition is not generated. | | |
| 1 | The stop condition is generated (ends the transfer as the master). After the SDA0 line goes low, the SCL0 line goes high, or wait until SCL0 goes high. Then, the standard time is guaranteed; the SDA0 line is changed from low to high; and the stop condition is generated. | | |
| When the second of th | Set timing cautions When the master is receiving: When ACKE0 = 0, the end of reception can be set only during the wait period after transmitting to the slave. During the ACK0 period, the stop condition may not be normally generated. Set SPT0 during the wait period. | | |
| Clear condi | ition (SPT0 = 0) | | Set condition (SPT0 = 1) |
| Cleared by an instruction IICE0 = 0 LREL0 = 0 When arbitration failed Automatically clear after the stop condition is detected When RESET is input | | ndition is detected | Set by an instruction |

Note Set SPT0 only by the master. However, SPT0 must be set once, and the stop condition generated while the master is operating until the first stop condition is detected after operation is enabled. For details, refer to **19.5.15 Additional cautions**.

Cautions 1. When bit 3 (TRC0) = 1 in the I²C bus status register (IICS0), after WREL0 is set at the ninth clock and the wait is released, TRC0 is cleared, and the SDA0 line has a high impedance.

2. SPT0 and STT0 are 0 when read after data has been set.

Remark STD0: Bit 1 in the I²C bus status register (IICS0)

ACKD0: Bit 2 in the I²C bus status register (IICS0)

TRC0: Bit 3 in the I²C bus status register (IICS0)

COI0: Bit 4 in the I²C bus status register (IICS0)

EXC0: Bit 5 in the I²C bus status register (IICS0)

MSTS0: Bit 7 in the I²C bus status register (IICS0)

(2) I²C bus status register (IICS0)

The IICS0 register displays the status of the I²C bus.

IICS0 is set by a 1-bit or 8-bit memory manipulation instruction. IICS0 can only be read.

RESET input sets IICS0 to 00H.

Figure 19-4. I²C Bus Status Register (IICS0) Format (1/3)

After reset: 00H Address: 0FFB6H R Symbol <7> <6> <5> <4> <3> <2> <1> <0> IICS0 MSTS0 ALD0 EXC0 COI0 TRC0 ACKD0 STD0 SPD0

| MSTS0 | Master state | | |
|---|--|-----------------------------------|--|
| 0 | Slave state or communication wait state | | |
| 1 | Master communication state | | |
| Clear cond | dition (MSTS0 = 0) Set condition (MSTS0 = 1) | | |
| When the stop condition is detected When ALD0 = 1 Cleared by LREL0 = 1 When IICE0 = 1 → 0 When RESET is input | | When start condition is generated | |

| ALD0 | Arbitration failed detection | | |
|-------------|---|-------------------------|--|
| 0 | No arbitration state or arbitration win state | | |
| 1 | Arbitration failed state. MSTS0 is cleared. | | |
| Clear condi | dition (ALD0 = 0) Set condition (ALD0 = 1) | | |
| When II | tically cleared after IICS0 is read ^{Note} CE0 = 1 → 0 ESET is input | When arbitration failed | |

| EXC0 | Extended code reception detection | | |
|---|---|--|--|
| 0 | The extended code is not received. | | |
| 1 | The extended code is received. | | |
| Clear condi | dition (EXC0 = 0) Set condition (EXC0 = 1) | | |
| When theClearedWhen III | e start condition is detected e stop condition is detected by LREL0 = 1 $CE0 = 1 \rightarrow 0$ $ESET$ is input | When the most significant four bits of the received address data are 0000 or 1111 (set by the rising edge of the eighth clock) | |

Note This is cleared when a bit manipulation instruction is executed for a bit not in IICS0.

Figure 19-4. I²C Bus Status Register (IICS0) Format (2/3)

| COI0 | Address match detection | | |
|--|--|--|--|
| 0 | The address does not match. | | |
| 1 | The address matches. | | |
| Clear condi | ar condition (COI0 = 0) Set condition (COI0 = 1) | | |
| During start condition detection During stop condition detection Cleared by LREL0 = 1 When IICE0 = 1 → 0 When RESET is input | | When the received address matches the base address (SVA0) (set at the rising edge of the eighth clock) | |

| TRC0 | Transmission/reception state detection | | | | |
|---|--|--|--|--|--|
| 0 | Reception state (not the transmission state). | Reception state (not the transmission state). The SDA0 line has high impedance. | | | |
| 1 | Transmission state. The value in the SO latch can be output to the SDA0 line (valid after the falling edge of the ninth clock of the first byte) | | | | |
| Clear condi | tion (TRC0 = 0) | Set condition (TRC0 = 1) | | | |
| Cleared When III Cleared When A When R In the mast When 1 (transfer In the slave When the | is output to the LSB of the first byte r direction specification bit) | In the master When the start condition is generated In the slave When 1 is input to the LSB of the first byte (transfer direction specification bit) | | | |

| ACKD0 | Acknowledge detection | | |
|--|---|---|--|
| 0 | The acknowledge is not detected. | | |
| 1 | The acknowledge is detected. | | |
| Clear condi | condition (ACKD0 = 0) Set condition (ACKD0 = 1) | | |
| When the stop condition is detected At the rising edge of the first clock in the next byte Cleared by LREL0 = 1 When IICE0 = 1 → 0 When RESET is input | | When the SDA0 line is low at the rising edge of the ninth clock of SCL0 | |

Note If a wait is canceled by setting bit 5 (WREL0) of I²C bus control register 0 (IICC0) at the ninth clock while bit 3 (TRC0) of I²C bus status register 0 (IICS0) is 1, TRC0 is cleared and the SDA0 line becomes high impedance.

Figure 19-4. I²C Bus Status Register (IICS0) Format (3/3)

| STD0 | Start condition detection | | | |
|--|--|--------------------------------------|--|--|
| 0 | The start condition is not detected. | | | |
| 1 | The start condition is detected. This indicates the address transfer period. | | | |
| Clear condi | ition (STD0 = 0) Set condition (STD0 = 1) | | | |
| At the rial after trainClearedWhen III | he stop condition is detected sing edge of the first clock of the next byte insferring the address by LREL0 = 1 $\frac{\text{CE0}}{\text{ESET}} = 1 \rightarrow 0$ $\frac{\text{ESET}}{\text{IS}} = 1 = 1$ | When the start condition is detected | | |

| SPD0 | Stop condition detection | | | |
|--|--|-------------------------------------|--|--|
| 0 | The stop condition is not detected. | | | |
| 1 | The stop condition is detected. Communication is ended by the master, and the bus is released. | | | |
| Clear condi | lition (SPD0 = 0) Set condition (SPD0 = 1) | | | |
| After the bit is set, at the rising edge of the first clock in the address transfer byte after detecting the start condition | | When the stop condition is detected | | |
| _ | CE0 = 1 → 0 ESET is input | | | |

Remark LREL0: Bit 6 of the I²C bus control register (IICC0)
IICE0: Bit 7 of the I²C bus control register (IICC0)

(3) Prescaler mode register for serial clock (SPRM0)

The SPRM0 register sets the transfer clock of the I^2C bus. SPRM0 is set by a 1-bit or 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets SPRM0 to 00H.

Figure 19-5. Format of Prescaler Mode Register for Serial Clock (SPRM0) (1/2)

| Address: | 0FFB2H | After reset: (| OOH R/W | lote | | | | |
|----------|--------|----------------|---------|------|-----|-----|-----|-----|
| Symbol | 7 | 6 | <5> | <4> | 3 | 2 | 1 | 0 |
| SPRM0 | 0 | 0 | CLD | DAD | SMC | DFC | CL1 | CL0 |

| CLD | SCL0 line level detection (valid only when IICE0 = 1) | | |
|--|---|----------------------------|--|
| 0 | Detects a low SCL0 line. | | |
| 1 | Detects a high SCL0 line. | | |
| Clear condi | tion (CLD = 0) | Set condition (CLD = 1) | |
| When the SCL0 line is low When IICE0 = 0 When RESET is input | | When the SCL0 line is high | |

| DAD | SDA0 line level detection (valid only when IICE0 = 1) | | |
|--|---|----------------------------|--|
| 0 | Detects a low SDA0 line. | | |
| 1 | Detects a high SDA0 line. | | |
| Clear condition (DAD = 0) Set condition (I | | Set condition (DAD = 1) | |
| When the SDA0 line is low When IICE0 = 0 When RESET is input | | When the SDA0 line is high | |

Note Bits 4 and 5 are read only.

Figure 19-5. Format of Prescaler Mode Register for Serial Clock (SPRM0) (2/2)

| SMCNote 1 | DFCNote 2 | CL1 | CL0 | Transfer clock | fxx setting allowable range |
|-----------|-----------|-----|-----|----------------|-----------------------------|
| 0 | 1/0 | 0 | 0 | fxx/44 | 2 to 4.19 MHz |
| 0 | 1/0 | 0 | 1 | fxx/86 | 4.19 to 8.38 MHz |
| 0 | 1/0 | 1 | 0 | fxx/172 | 8.38 to 12.5 MHz |
| 0 | 1/0 | 1 | 1 | TM2 output/66 | |
| 1 | 1/0 | 0 | 1/0 | fxx/24 | 4 to 8.38 MHz |
| 1 | 1/0 | 1 | 0 | fxx/48 | 8 to 12.5 MHz |
| 1 | 1/0 | 1 | 1 | TM2 output/18 | |

Notes 1. SMC: Bit to change operation mode

0: Operates in normal mode

1: Operates in high-speed mode

2. DFC: Bit to control digital filter operation

0: Digital filter off1: Digital filter on

Cautions 1. Rewrite the SPRM0 after clearing the IICE0.


2. Set the transfer clock as follows:

When SMC = 0: 100 kHz or below When SMC = 1: 400 kHz or below

Remarks 1. IICE0: Bit 7 of I²C bus control register 0 (IICC0)

2. The transfer clock does not change due to the ON/OFF setting of bit 2 (DFC) in high-speed mode.

3. IIC clock: Clock frequency when fxx/N is selected



 $IIC\ clock\ frequency:\ fscl = 1/(N\times T + t_B + t_F)$ $T=1/fxx,\ t_B$: SCLn rise time, t_F : SCLn fall time

Example When fxx = 12.5 MHz, N = 172, $t_R = 200 \text{ ns}$, $t_F = 50 \text{ ns}$

IIC clock frequency: $1/(172 \times 80 \text{ ns} + 200 \text{ ns} + 50 \text{ ns}) \cong 71.4 \text{ kHz}$

(4) Serial shift register (IIC0)

This register performs serial communication (shift operation) synchronized to the serial clock.

Although this register can be read and written in 1-bit and 8-bit units, do not write data to IIC0 during a data transfer.

| Address: 0FFB8H | | After reset: 00 |)H R/W | | | | | |
|-----------------|---|-----------------|--------|---|---|---|---|---|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IIC0 | | | | | | | | |

(5) Slave address register (SVA0)

This register stores the slave address of the I²C bus.

It can be read and written in 8-bit units, but bit 0 is fixed at zero.

| Address: 0FFB4H | | After reset: 00 | H R/W | | | | | |
|-----------------|---|-----------------|-------|---|---|---|---|---|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SVA0 | | | | | | | | 0 |

19.4 I²C Bus Mode Function

19.4.1 Pin Configuration


The serial clock pin (SCL0) and the serial data bus pin (SDA0) have the following configurations.

- (1) SCL0I/O pin for the serial clock
 - The outputs to both the master and slave are N-channel open-drains. The input is a Schmitt input.
- (2) SDA0 Shared I/O pin for serial data

The outputs to both the master and slave are N-channel open-drains. The input is a Schmitt input.

Since the outputs of the serial clock line and serial data bus line are N-channel open-drains, external pull-up resistors are required.

Figure 19-6. Pin Configuration



19.5 I²C Bus Definitions and Control Method

Next, the serial data communication formats of the I²C bus and the meanings of the signals used are described. Figure 19-7 shows the transfer timing of the start condition, data, and stop condition that are output on the serial data bus of the I²C bus.

Figure 19-7. Serial Data Transfer Timing of I²C Bus

The master outputs the start condition, slave address, and stop condition.

The acknowledge signal (\overline{ACK}) can be output by either the master or slave (Normally, this is output on side receiving 8-bit data).

The serial clock (SCL0) continues to the master output. However, the slave can extend the SCL0 low-level period and insert waits.

19.5.1 Start condition

When the SCL0 pin is high, the start condition is the SDA0 pin changing from high to low. The start conditions for the SCL0 and SDA0 pins are the signals output when the master starts the serial transfer to the slave. The slave has hardware that detects the start condition.




Figure 19-8. Start Condition

The start condition is output when bit 1 (STT0) of the I^2C bus control register (IICC0) is set to 1 in the stop condition detection state (SPD0: when bit 0 in the I^2C bus status register (IICS0) = 1). In addition, when the start condition is detected, bit 1 (STD0) in IICS0 is set to 1.


19.5.2 Address

The 7-bit data following the start condition defines the address.

The address is 7-bit data that is output so that the master selects a specific slave from the multiple slaves connected to the bus line. Therefore, the slaves on the bus line must have different addresses.

The slave detects this condition by hardware, and determines whether the 7-bit data matches the slave address register (SVA0). After the slave was selected when the 7-bit data matched the SVA0 value, communication with the master continues until the master sends a start or stop condition.

Figure 19-9. Address



Note When data other than base address or extended code was received during slave operation, INTIIC0 is not generated.

The address is output by matching the slave address and the transfer direction described in **19.5.3 Transfer direction specification** to the serial shift register (IIC0) in 8 bits. In addition, the received address is written to IIC0. The slave address is allocated to the most significant seven bits of IIC0.


19.5.3 Transfer direction specification

Since the master specifies the transfer direction after the 7-bit address, 1-bit data is transmitted.

A transfer direction specification bit of 0 indicates that the master transmits the data to the slave.

A transfer direction specification bit of 1 indicates that the master receives the data from the slave.

Figure 19-10. Transfer Direction Specification



Note When data other than base address or extended code is received during slave operation, INTIIC0 is not generated.

19.5.4 Acknowledge signal (ACK)

The acknowledge signal verifies the reception of the serial data on the transmitting and receiving sides.

The receiving side returns the acknowledge signal each time 8-bit data is received. Usually, after transmitting 8-bit data, the transmitting side receives an acknowledge signal. However, if the master receives, the acknowledge signal is not output when the last data is received. After an 8-bit transmission, the transmitting side detects whether the receiving side returned an acknowledge signal. If an acknowledge signal is returned, the following processing is performed assuming that reception was correctly performed. Since reception has not been performed correctly if the acknowledge signal is not returned from the slave, the master outputs the stop condition to stop transmission.

If an acknowledge signal is not returned, the following two causes are considered.

- (1) The reception is not correct.
- (2) The last data has been received.

When the receiving side sets the SDA0 line low at the ninth clock, the acknowledge signal becomes active (normal reception response).


If bit 2 (ACKE0) in the I^2C bus control register (IICC0) = 1, the enable automatic generation of the acknowledge signal state is entered.

Bit 3 (TRC0) in the I^2C bus status register (IICS0) is set by the data in the eighth bit following the 7-bit address information. However, set ACKE0 = 1 in the reception state when TRC0 bit is 0.

When the slave is receiving (TRC0 = 0), the slave side receives multiple bytes and the next data is not required, when ACKE0 = 0, the master side cannot start the next transfer.

Similarly, the next data is not needed when the master is receiving (TRC0 = 0), set ACKE0 = 0 so that the \overline{ACK} signal is not generated when you want to output a restart or stop condition. This prevents the output of MSB data in the data on the SDA0 line when the slave is transmitting (transmission stopped).

Figure 19-11. Acknowledge Signal



When receiving the base address, the automatic output of the acknowledge is synchronized to the falling edge of the eighth clock of SCL0 regardless of the ACKE0 value. When receiving at an address other than the base address, the acknowledge signal is not output.

The output method of the acknowledge signal when receiving data is as follows based on the wait timing.


- When 8 clock waits are selected: The acknowledge signal is synchronized to the falling edge of the eighth clock of SCL output by setting ACKE0 = 1 before the wait is released.
- When 9 clock waits are selected: By setting ACKE0 = 1 beforehand, the acknowledge signal is synchronized to the falling edge of the eighth clock of SCL0 and is automatically output.

19.5.5 Stop condition

When the SCL0 pin is high and the SDA0 pin changes from low to high, the stop condition results.

The stop condition is the signal output by the master to the slave when serial transfer ends. The slave has hardware that detects the stop condition.

Figure 19-12. Stop Condition



The stop condition is generated when bit 0 (SPT0) of the I^2C bus control register (IICC0) is set to 1. And when the stop condition is detected, if bit 0 (SPD0) in the I^2C bus status register (IICS0) is set to 1 and bit 4 (SPIE0) of IICC0 is also set to 1, INTIIC0 is generated.

19.5.6 Wait signal (WAIT)

The wait signal notifies the other side that the master or slave is being prepared (wait state) for data communication. The wait state is notified to the other side by setting the SCL0 pin low. When both the master and the slave are released from the wait state, the next transfer can start.

Figure 19-13. Wait Signal (1/2)

(1) The master has a 9 clock wait, and the slave has an 8 clock wait (Master: transmitting, Slave: receiving, ACKE0 = 1)





Figure 19-13. Wait Signal (2/2)

(2) Both the master and slave have 9 clock waits (Master: transmitting, Slave: receiving, ACKE0 = 1)



Remark ACKE0: Bit 2 in the I²C bus control register (IICC0) WREL0: Bit 5 in the I²C bus control register (IICC0)

A wait is automatically generated by setting bit 3 (WTIM0) of the I²C bus control register (IICC0).

Normally, when bit 5 (WREL0) in IICC0 = 1 or FFH is written to the serial shift register (IIC0), the receiving side releases the wait; when data is written to IIC0, the transmitting side releases the wait.

In the master, the wait can be released by the following methods.

- IICC0 bit 1 (STT0) = 1
- IICC0 bit 0 (SPT0) = 1


19.5.7 I²C interrupt request (INTIIC0)

This section describes the values of the I²C bus status register (IICS0) at the INTIIC0 interrupt request generation timing and the INTIIC0 interrupt request timing.

(1) Master operation

(a) Start - Address - Data - Data - Stop (normal communication)

<1> When WTIM0 = 0



 \blacktriangle 1: IICS0 = 10×××110B

▲2: IICS0 = 10×××000B

 $\blacktriangle 3$: IICS0 = 10×××000B (WTIM0 = 1)


▲4: IICS0 = 10×××00B △5: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

x: Don't care

<2> When WTIM0 = 1



 \blacktriangle 1: IICS0 = 10×××110B

▲2: IICS0 = 10×××100B

 $\blacktriangle 3$: IICS0 = $10 \times \times \times \times 00B$

 $\triangle 4$: IICS0 = 00000001B


Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(b) Start - Address - Data - Start - Address - Data - Stop (Restart)

<1> When WTIM0 = 0



▲1: IICS0 = 10×××110B

 \blacktriangle 2: IICS0 = 10×××000B (WTIM0 = 1)

 $\blacktriangle 3$: IICS0 = 10××××00B (WTIM0 = 0)

 $\blacktriangle 4$: IICS0 = 10×××110B (WTIM0 = 0)

 \blacktriangle 5: IICS0 = 10×××000B (WTIM0 = 1)

 $\blacktriangle6$: IICS0 = 10×××00B


 $\triangle 7$: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

x: Don't care

<2> When WTIM0 = 1



▲1: IICS0 = 10×××110B

▲2: IICS0 = 10××××00B

▲3: IICS0 = 10×××110B

 $\blacktriangle 4$: IICS0 = $10 \times \times \times \times 00B$

△5: IICS0 = 00000001B


Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(c) Start - Code - Data - Data - Stop (Extended code transmission)

<1> When WTIM0 = 0



▲1: IICS0 = 1010×110B

▲2: IICS0 = 1010×000B

▲3: IICS0 = $1010 \times 000B$ (WTIM0 = 1)


▲4: IICS0 = 1010××00B △5: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

x: Don't care

<2> When WTIM0 = 1



▲1: IICS0 = 1010×110B

▲2: IICS0 = 1010×100B

▲3: IICS0 = 1010××00B

△4: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

x: Don't care

(2) Slave operation (when receiving slave address data (SVA0 match))

(a) Start - Address - Data - Data - Stop

<1> When WTIM0 = 0

| L | | | | | . 1 | 4.0 | | 1.0 | - | l ∧ 4 |
|---|----|------------|----|----|----------|-----|----------|-----|----|----------|
| ſ | ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | D7 to D0 | AK | SP | |

▲1: IICS0 = 0001×110B

▲2: IICS0 = 0001×000B

▲3: IICS0 = 0001×000B

△4: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

×: Don't care

<2> When WTIM0 = 1

| • | • | | | 1 | | 2 | A 3 | | ^4 |
|----|---------------|--|----------------|---|----|----------|------------|--|----|
| ST | AD6 to AD0 RV | | RW AK D7 to D0 | | AK | D7 to D0 |) AK SP | | |

▲1: IICS0 = 0001×110B

▲2: IICS0 = 0001×100B

▲3: IICS0 = 0001××00B

△4: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(b) Start - Address - Data - Start - Address - Data - Stop

<1> When WTIM0 = 0 (SVA0 match after restart)

| ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | SP | Ì |
|----|------------|----|----|----------|------------|----|------------|----|----|------------|------------|----|----------|
| ▲1 | | | | | 1 2 | | | | 4 | 1 3 | ▲ 4 | | 5 |

▲1: IICS0 = 0001×110B

▲2: IICS0 = 0001×000B

▲3: IICS0 = 0001×110B

▲4: IICS0 = 0001×000B

 \triangle 5: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

x: Don't care

<2> When WTIM0 = 1 (SVA0 match after restart)

| ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | SP | |
|----|------------|------------|----|----------|----|----|------------|----|----|----------|-----|----|--|
| | | ▲ 1 | | | 4 | 2 | | | 4 | 4 | 4 / | 5 | |

▲1: IICS0 = 0001×110B

▲2: IICS0 = 0001××00B

▲3: IICS0 = 0001×110B

▲4: IICS0 = 0001××00B

 \triangle 5: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

x: Don't care

(c) Start - Address - Data - Start - Code - Data - Stop

<1> When WTIM0 = 0 (extended code received after restart)

| ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | SP |
|----|------------|----|----|----------|----------|----|------------|----|----|----------|----------|----|
| | | | | 1 | <u>2</u> | | | | .3 | | 4 | |

▲1: IICS0 = 0001×110B

▲2: IICS0 = 0001×000B

▲3: IICS0 = 0010×010B

▲4: IICS0 = 0010×000B

 \triangle 5: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

×: Don't care

<2> When WTIM0 = 1 (extended code received after restart)

| | ADO TO ADO | 1100 | AIX | D7 10 D0 | AIX | 31 | ADO TO ADO | 1100 | 711 | D7 10 D0 | ΛΙ. | \5 / |
|---|------------|------|-----|----------|-----|-----|------------|------|-----|----------|-----|------|
| S | AD6 to AD0 | RW | AK | D7 to D0 | AK | CT. | AD6 to AD0 | RW | AK | D7 to D0 | AK | SP |

▲1: IICS0 = 0001×110B

▲2: IICS0 = 0001××00B

▲3: IICS0 = 0010×010B

▲4: IICS0 = 0010×110B

▲5: IICS0 = $0010 \times \times 00B$

△6: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

(d) Start - Address - Data - Start - Address - Data - Stop

<1> When WTIM0 = 0 (no address match after restart (not extended code))

| ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | SP |
|----|------------|----|----|----------|----|----|------------|----|----|----------|----|----|
| | | | 4 | 1 4 | 2 | | | | 4 | 3 | | Δ |

▲1: IICS0 = 0001×110B

▲2: IICS0 = 0001×000B

▲3: IICS0 = 0000××10B

 $\triangle 4$: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

x: Don't care

<2> When WTIM0 = 1 (no address match after restart (not extended code))

| ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | SP |
|----|------------|----|----|----------|----|----|------------|----|----|----------|----|----|
| | | | 4 | 1 | | 2 | | | 4 | 3 | | Ζ |

▲1: IICS0 = 0001×110B

▲2: IICS0 = 0001××00B

▲3: IICS0 = 0000××10B

 $\triangle 4$: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

(3) Slave operation (when receiving the extended code)

(a) Start - Code - Data - Data - Stop

<1> When WTIM0 = 0

| 51 | AD6 to AD0 | HVV | AK | D7 t0 D0 | AK | D7 t0 D0 | AK | 52 |
|----|------------|-----|------|----------|----|----------|----|----|
| СТ | AD6 to AD0 | DW | Λ I/ | D7 to D0 | ۸I | D7 to D0 | 71 | C |

▲1: IICS0 = 0010×010B

▲2: IICS0 = 0010×000B

▲3: IICS0 = 0010×000B

△4: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

×: Don't care

<2> When WTIM0 = 1

| <u> </u> | 7100107100 | | 111 | 2 | 7111 | 27 10 20 | 7111 | <u> </u> |
|----------|------------|----|-----|----------|------|----------|------|----------|
| ST | AD6 to AD0 | RW | ΔK | D7 to D0 | ΔK | D7 to D0 | ΔK | SP |

▲1: IICS0 = 0010×010B

▲2: IICS0 = 0010×110B

▲3: IICS0 = 0010×100B

▲4: IICS0 = 0010××00B

△5: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

(b) Start - Code - Data - Start - Address - Data - Stop

<1> When WTIM0 = 0 (SVA0 match after restart)

| ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | SP | |
|----|------------|----|----------|----------|----|----|------------|----|----|------------|------------|----|----|
| | | 4 | 1 | 4 | 2 | | | | 4 | 1 3 | ▲ 4 | _ | ∆5 |

▲1: IICS0 = 0010×010B

▲2: IICS0 = 0010×000B

▲3: IICS0 = 0001×110B

▲4: IICS0 = 0001×000B

 \triangle 5: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

x: Don't care

<2> When WTIM0 = 1 (SVA0 match after restart)

| | ST AD6 to AD0 | RW | AK | D7 to D0 | AK | ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | SP |] |
|--|-----------------|----|----|----------|----|----|------------|----|----|----------|----|----|---|
|--|-----------------|----|----|----------|----|----|------------|----|----|----------|----|----|---|

▲1: IICS0 = 0010×010B

▲2: IICS0 = 0010×110B

▲3: IICS0 = 0010××00B

▲4: IICS0 = 0001×110B

▲5: IICS0 = 0001××00B

△6: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

(c) Start - Code - Data - Start - Code - Data - Stop

<1> When WTIM0 = 0 (extended code received after restart)

| | I | | . 1 | | • 2 | | | | | | <u> </u> | |
|----|------------|----|-----|----------|-----|----|------------|----|----|----------|----------|----|
| ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | SP |

▲1: IICS0 = 0010×010B

▲2: IICS0 = 0010×000B

▲3: IICS0 = 0010×010B

▲4: IICS0 = 0010×000B

 \triangle 5: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

×: Don't care

<2> When WTIM0 = 1 (extended code received after restart)

| ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | SP |
|----|------------|----|----------|----------|----|------------|------------|----|----|----------|----|--------------|
| | | | 1 | 2 | 4 | 1 3 | | 4 | 4 | 5 | | ▲ 6 ∠ |

▲1: IICS0 = 0010×010B

▲2: IICS0 = 0010×110B

▲3: IICS0 = 0010××00B

▲4: IICS0 = 0010×010B

▲5: IICS0 = 0010×110B

▲6: IICS0 = 0010××00B

 $\triangle 7$: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

(d) Start - Code - Data - Start - Address - Data - Stop

<1> When WTIM0 = 0 (no address match after restart (not an extended code))

| | | | <u> </u> | | 2 | | ı | | | 3 | | | \ 4 |
|-------|-----------|----|----------|----------|----|----|------------|----|----|----------|----|----|------------|
| ST AI | D6 to AD0 | RW | AK | D7 to D0 | AK | ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | SP | |

▲1: IICS0 = 0010×010B

▲2: IICS0 = 0010×000B

▲3: IICS0 = 00000×10B

△4: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

x: Don't care

<2> When WTIM0 = 1 (no address match after restart (not an extended code))

| | | | 1 1 | | | . 2 | | | | 1 | | |
|----|------------|----|-----|----------|----|-----|------------|----|----|----------|----|----|
| ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | SP |

▲1: IICS0 = 0010×010B

▲2: IICS0 = 0010×110B

▲3: IICS0 = 0010××00B

▲4: IICS0 = 00000×10B

△5: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(4) Not participating in communication

(a) Start - Code - Data - Data - Stop

| ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | D7 to D0 | AK | SP |
|----|------------|----|----|----------|----|----------|----|----|
| | | | | | | | | |

△1: IICS0 = 00000001B

Remarks \triangle : Generated only when SPIE0 = 1

(5) Arbitration failed operation (operates as the slave after arbitration fails)

(a) When arbitration failed while transmitting slave address data

<1> When WTIM0 = 0

| | | | | | <u> </u> | | | 13 | | ו \⊿ |
|---|----|------------|----|----|----------|----|----------|----|----|---------|
| ſ | ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | D7 to D0 | AK | SP | |

▲1: IICS0 = 0101×110B (Example: Read ALD0 during interrupt servicing.)

▲2: IICS0 = 0001×000B

▲3: IICS0 = 0001×000B


△4: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

x: Don't care

<2> When WTIM0 = 1



▲1: IICS0 = 0101×110B (Example: Read ALD0 during interrupt servicing.)

▲2: IICS0 = 0001×100B

▲3: IICS0 = 0001××00B

 $\triangle 4$: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

(b) When arbitration failed while transmitting an extended code

<1> When WTIM0 = 0

 ST
 AD6 to AD0
 RW
 AK
 D7 to D0
 AK
 D7 to D0
 AK
 SP

▲1: IICS0 = 0110×010B (**Example**: Read ALD0 during interrupt servicing.)

▲2: IICS0 = 0010×000B ▲3: IICS0 = 0010×000B △4: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

x: Don't care

<2> When WTIM0 = 1

| | | <u> 1</u> | 2 | | .3 | | 4 / | \ 5 |
|--------------|-------|-----------|----------|----|----------|----|-----|-----|
| ST AD6 to AD | 00 RW | AK | D7 to D0 | AK | D7 to D0 | AK | SP | |

▲1: IICS0 = 0110×010B (**Example**: Read ALD0 during interrupt servicing.)

▲2: IICS0 = $0010 \times 110B$

▲3: IICS0 = $0010 \times 100B$

▲4: IICS0 = 0010××00B


△5: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

(6) Arbitration failed operation (no participation after arbitration failed)

(a) When arbitration failed while transmitting slave address data



▲1: IICS0 = 01000110B (**Example**: Read ALD0 during interrupt servicing.)

 \triangle 2: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

(b) When arbitration failed while transmitting an extended code

| ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | D7 to D0 | AK | SP | |
|----|------------|----|----------|----------|----|----------|----|----|-----|
| | | 4 | 1 | | | | | | 7 ; |

▲1: IICS0 = 0110×010B (**Example**: Read ALD0 during interrupt servicing.)

Set LREL0 = 1 from the software.


△2: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

(c) When arbitration failed during a data transfer

<1> When WTIM0 = 0



▲1: IICS0 = 10001110B


▲2: IICS0 = 01000000B (**Example**: Read ALD0 during interrupt servicing.)

△3: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

<2> When WTIM0 = 1



▲1: IICS0 = 10001110B

▲2: IICS0 = 01000100B (**Example**: Read ALD0 during interrupt servicing.)


△3: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

(d) When failed in the restart condition during a data transfer

<1> Not an extended code (Example: SVA0 match)



▲1: IICS0 = 1000×110B

▲2: IICS0 = 01000110B (Example: Read ALD0 during interrupt servicing.)

△3: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

×: Don't care

Dn = D6 to D0

<2> Extended code

| ST | AD6 to AD0 | RW | AK | D7 to Dn | ST | AD6 to AD0 | RW | AK | D7 to D0 | AK | SP |
|----|------------|----|----|----------|----|------------|-----|----|----------|----|----|
| | | | | 1 | | | - 4 | 2 | | | |

▲1: IICS0 = 1000×110B

▲2: IICS0 = 0110×010B (**Example**: Read ALD0 during interrupt servicing.)

IICC0:LREL0 = 1 set by software.

△3: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

x: Don't care

Dn = D6 to D0

(e) When failed in the stop condition during a data transfer

| ST | AD6 to AD0 | RW | AK | D7 to Dn | SP |
|----|------------|----|----|----------|----|
| | | | 4 | 1 | |

▲1: IICS0 = 1000×110B △2: IICS0 = 01000001B


Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

 \times : Don't care Dn = D6 to D0

(f) When arbitration failed at a low data level and the restart condition was about to be generated

When WTIM0 = 1



▲1: IICS0 = 1000×110B

▲2: IICS0 = 1000××00B

▲3: IICS0 = 01000100B (**Example**: Read ALD0 during interrupt servicing.)

△4: IICS0 = 00000001B


Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(g) When arbitration failed in a stop condition and the restart condition was about to be generated

When WTIM0 = 1



▲1: IICS0 = 1000×110B **▲**2: IICS0 = 1000××00B


△3: IICS0 = 01000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

(h) When arbitration failed in the low data level and the stop condition was about to be generated

When WTIM0 = 1



▲1: IICS0 = 1000×110B

▲2: IICS0 = 1000××00B

▲3: IICS0 = 01000000B (**Example**: Read ALD0 during interrupt servicing)

△4: IICS0 = 00000001B

Remarks ▲: Always generated.

 \triangle : Generated only when SPIE0 = 1

19.5.8 Interrupt request (INTIIC0) generation timing and wait control

By setting the WTIM0 bit in the I²C bus control register (IICC0), INTIIC0 is generated at the timing shown in Table 19-2 and wait control is performed.

Table 19-2. INTIICO Generation Timing and Wait Control

| WTIM0 | D | uring Slave Operation | on | During Master Operation | | | |
|-------|---------------------|----------------------------------|---------|-------------------------|----------------|-------------------|--|
| | Address | Data Reception Data Transmission | | Address | Data Reception | Data Transmission | |
| 0 | 9 Notes 1, 2 | 8Note 2 | 8Note 2 | 9 | 8 | 8 | |
| 1 | 9 Notes 1, 2 | gNote 2 | 9Note 2 | 9 | 9 | 9 | |

- Notes 1. The INTIIC0 signal and wait of the slave are generated on the falling edge of the ninth clock only when the address set in the slave address register (SVA0) matches.

 In this case, ACK is output regardless of the ACKE0 setting. The slave that received the extended code generates INTIIC0 at the falling edge of the eighth clock.
 - 2. When the address that received SVA0 does not match, INTIIC0 and wait are not generated.

Remark The numbers in the table indicate the number of clocks in the serial clock. In addition, the interrupt request and wait control are both synchronized to the falling edge of the serial clock.

(1) When transmitting and receiving an address

- When the slave is operating: The interrupt and wait timing are determined regardless of the WTIM0 bit.
- When the master is operating: The interrupt and wait timing are generated by the falling edge of the ninth clock regardless of the WTIM0 bit.

(2) When receiving data

When the master and slave are operating: The interrupt and wait timing are set by the WTIM0 bit.

(3) When transmitting data

When the master and slave are operating: The interrupt and wait timing are set by the WTIM0 bit.

(4) Releasing a wait

The following four methods release a wait.

- WREL0 = 1 in the I²C bus control register (IICC0)
- Writing to the serial shift register (IIC0)
- Setting the start condition (STT0 = 1 in IICC0)
- Setting the stop condition (SPT0 = 1 in IICC0)

When eight clock waits are selected (WTIM0 = 0), the output level of \overline{ACK} must be determined before releasing the wait.

(5) Stop condition detection

INTIIC0 is generated when the stop condition is detected.

19.5.9 Address match detection

In the I²C bus mode, the master can select a specific slave device by transmitting the slave address.

An address match is automatically detected by the hardware. When the base address is set in the slave address register (SVA0), if the slave address transmitted from the master matches the address set in SVA0, or if the extended code is received, an INTIIC0 interrupt request occurs.

19.5.10 Error detection

In the I^2C bus mode, since the state of the serial bus (SDA0) during transmission is introduced into the serial shift register (IIC0) of the transmitting device, transmission errors can be detected by comparing the IIC0 data before and after the transmission. In this case, if two data differ, the decision is that a transmission error was generated.

19.5.11 Extended codes

- (1) If the most significant four bits of the receiving address are 0000 or 1111, an extended code is received and the extended code received flag (EXC0) is set. The interrupt request (INTIIC0) is generated at the falling edge of the eighth clock. The base address stored in the slave address register (SVA0) is not affected.
- (2) In 10-bit address transfers, the following occurs when 111110xx is set in SVA0 and 111110xx0 is transferred from the master. However, INTIIC0 is generated at the falling edge of the eighth clock.

Most significant 4 bits of data match: EXC0 = 1^{Note}
 7-bit data match: COI0 = 1^{Note}

Note EXC0: Bit 5 of the I²C bus status register (IICS0) COI0: Bit 4 of the I²C bus status register (IICS0)

(3) Since the processing after an interrupt request is generated differs depending on the data that follows the extended code, the software performs this processing.

For example, when operation as a slave is not desired after an extended code is received, enter the next communication wait state by setting bit 6 (LREL0) of the I²C bus control register (IICC0) to 1.

Table 19-3. Definitions of Extended Code Bits

| Slave Address R/W Bit | | Description |
|-----------------------|---|--|
| 0000 000 | 0 | General call address |
| 0000 000 | 1 | Start byte |
| 0000 001 | × | CBUS address |
| 0000 010 | × | Address reserved in the different bus format |
| 1111 0×× | × | 10-bit slave address setting |

19.5.12 Arbitration

When multiple masters simultaneously output start conditions (when STT0 = 1 occurs before $STD0 = 1^{Note}$), the master communicates while the clock is adjusted until the data differ. This operation is called arbitration.

A master that failed arbitration sets the arbitration failed flag (ALD0) of the I²C bus status register (IICS0) at the timing of the failed arbitration. The SCL0 and SDA0 lines enter the high impedance state, and the bus is released.

Failed arbitration is detected when ALD0 = 1 by software at the timing of the interrupt request generated next (eighth or ninth clock, stop condition detection, etc.).

At the timing for generating the interrupt request, refer to 19.5.7 I²C interrupt request (INTIICO).

Note STD0: Bit 1 in the I²C bus status register (IICS0) STT0: Bit 1 in the I²C bus control register (IICC0)




Figure 19-14. Example of Arbitration Timing

Table 19-4. Arbitration Generation States and Interrupt Request Generation Timing

| Arbitration Generation State | Interrupt Request Generation Timing |
|---|--|
| During address transmission | Falling edge of clock 8 or 9 after byte transfer ^{Note 1} |
| Read/write information after address transmission | |
| During extended code transmission | |
| Read/write information after extended code transmission | |
| During data transmission | |
| During ACK transfer period after data transmission | |
| Restart condition detection during data transfer | |
| Stop condition detection during data transfer | When stop condition is output (SPIE0 = 1)Note 2 |
| Data is low when the restart condition is about to be output. | Falling edge of clock 8 or 9 after byte transfer ^{Note 1} |
| The restart condition should be output, but the stop condition is detected. | Stop condition is output (SPIE0 = 1)Note 2 |
| Data is low when the stop condition is about to be output. | Falling edge of clock 8 or 9 after byte transfer ^{Note 1} |
| SCL0 is low when the restart condition is about to be output. | |

- **Notes 1.** If WTIM0 = 1 (bit 3 = 1 in the I²C bus control register (IICC0)), an interrupt request is generated at the timing of the falling edge of the ninth clock. If WTIM0 = 0 and the slave address of the extended code is received, an interrupt request is generated at the timing of the falling edge of the eighth clock.
 - 2. When arbitration is possible, use the master to set SPIE0 = 1.

Remark SPIE0: Bit 5 in the I²C bus control register (IICC0)

19.5.13 Wake-up function

This is a slave function of the I²C bus and generates the interrupt request (INTIIC0) when the base address and extended code were received.

When the address does not match, an unused interrupt request is not generated, and efficient processing is possible.

When the start condition is detected, the wake-up standby function is entered. Since the master can become a slave in an arbitration failure (when a start condition was output), the wake-up standby function is entered while the address is transmitted.

However, when the stop condition is detected, the generation of interrupt requests is enabled or disabled based on the setting of bit 5 (SPIE0) in the I²C bus control register (IICC0) unrelated to the wake-up function.

19.5.14 Communication reservation

When you want the master to communicate after being in the not participating state in the bus, the start condition can be transmitted when a bus is released by reserving communication. The following two states are included when the bus does not participate.

- · When there was no arbitration in the master and the slave
- When the extended code is received and operation is not as a slave (bus released when ACK is not returned, and bit 6 (LREL0) = 1 in the I²C bus control register (IICC0))

When bit 1 (STT0) of IICC0 is set in the not participating state in the bus, after the bus is released (after stop condition detection), the start condition is automatically generated, and the wait state is entered. When the bus release is detected (stop condition detection), the address transfer starts as the master by the write operation of the serial shift register (IIC0). In this case, set bit 4 (SPIE0) in IICC0.

When STT0 is set, whether it operates as a start condition or for communication reservation is determined by the bus state.

- · When the bus is not released (standby state) ······ Communication reservation

To verify whether STT0 operates as a communication reservation, set STT0 and use MSTS0 (bit 7 in the I²C bus status register (IICS0)) after the wait time elapses.


Use the software to save the wait time which is a time listed in Table 19-5. The wait time can be set by bits 3, 1, and 0 (SMC, CL1, and CL0) in the prescaler mode register for the serial clock (SPRM0).

SMC Wait Time CL1 CL0 0 0 0 26 clocks × 1/fxx 0 0 46 clocks × 1/fxx 92 clocks × 1/fxx 0 1 0 0 37 clocks × 1/TM2 output 1 1 0 16 clocks × 1/fxx 1 0 1 0 1 1 1 0 32 clocks \times 1/fxx 1 1 1 13 clocks × 1/TM2 output

Table 19-5. Wait Times

Figure 19-15 shows the timing of communication reservation.

Figure 19-15. Timing of Communication Reservation



IIC0: Serial shift register

STT0: Bit 1 in the I^2C bus control register (IICC0) STD0: Bit 1 in the I^2C bus status register (IICS0) SPD0: Bit 0 in the I^2C bus status register (IICS0)

The communication reservation is accepted at the following timing. After bit 1 (STD0) = 1 in the I^2C bus status register (IICS0), the communication is reserved by bit 1 (STT0) = 1 in the I^2C bus control register (IICC0) until the stop condition is detected.

Figure 19-16. Communication Reservation Acceptance Timing





Figure 19-17 shows the communication reservation procedure.

Figure 19-17. Communication Reservation Procedure



Note When the communication is being reserved, the serial shift register (IIC0) is written by the stop condition interrupt.

Remark STT0: Bit 1 in the I²C bus control register (IICC0)

MSTS0: Bit 7 in the I²C bus status register (IICS0)

IIC0: Serial shift register

19.5.15 Additional cautions

After a reset, when the master is communicating from the state where the stop condition is not detected (bus is not released), perform master communication after the stop condition is first generated and the bus is released.

The master cannot communicate in the state where the bus is not released (the stop condition is not detected) in the multi-master.

The following procedure generates the stop condition.


- <1> Set the prescaler mode register for the serial clock (SPRM0).
- <2> Set bit 7 (IICE0) in the I^2C bus control register (IICC0).
- <3> Set bit 0 of IICC0.

19.5.16 Communication operation

(1) Master operation

The following example shows the master operating procedure.

Figure 19-18. Master Operating Procedure



(2) Slave operation

The following example is the slave operating procedure.

START $\mathsf{IICC0} \leftarrow \mathsf{x}\!\!\times\!\!\mathsf{H}$ IICE0 = 1No INTIIC0 = 1? Yes Yes EXC0 = 1?No Participate in No communication? No COI0 = 1?LREL0 = 1Yes Yes No TRC0 = 1? WTIM0 = 0Yes ACKE0 = 1 WTIM0 = 1Start IIC0 write transfer. WREL0 = 1Start reception. No INTIIC0 = 1? No INTIIC0 = 1? Data processing Yes Data processing Yes ACKD0 = 1? No Transfer ends? No Yes Detect restart condition ACKE0 = 0 or stop condition.

Figure 19-19. Slave Operating Procedure

19.6 Timing Charts

In the I²C bus mode, the master outputs an address on the serial bus and selects one of the slave devices from multiple slave devices as the communication target.

The master transmits the TRC0 bit, bit 3 of the I²C bus status register (IICS0), that indicates the transfer direction of the data after the slave address and starts serial communication with the slave.

Figures 19-20 and 19-21 are the timing charts for data communication.

Shifting of the shift register (IIC0) is synchronized to the falling edge of the serial clock (SCL0). The transmission data is transferred to the SO0 latch and output from the SDA0 pin with the MSB first.

The data input at the SDA0 pin is received by IIC0 at the rising edge of SCL0.

Figure 19-20. Master \rightarrow Slave Communication Example (When Master and Slave Select 9 Clock Waits) (1/3)

(1) Start Condition - Address




Figure 19-20. Master \to Slave Communication Example (When Master and Slave Select 9 Clock Waits) (2/3)

(2) Data





Figure 19-20. Master \rightarrow Slave Communication Example (When Master and Slave Select 9 Clock Waits) (3/3)

(3) Stop Condition



 $\textbf{Note} \quad \text{Release the slave wait by either IIC0} \leftarrow \text{FFH or setting WREL0}.$

Figure 19-21. Slave \to Master Communication Example (When Master and Slave Select 9 Clock Waits) (1/3)

(1) Start Condition - Address




Figure 19-21. Slave → Master Communication Example (When Master and Slave Select 9 Clock Waits) (2/3)

(2) Data





Figure 19-21. Slave → Master Communication Example (When Master and Slave Select 9 Clock Waits) (3/3)

(3) Stop Condition



CHAPTER 20 CLOCK OUTPUT FUNCTION

20.1 Functions

The clock output function is used to output the clock supplied to a peripheral LSI and carrier output during remote transmission. The clock selected by means of the clock output control register (CKS) is output from the PCL/P23 pin.


To output the clock pulse, follow the procedure described below.

- <1> Select the output frequency of the clock pulse (while clock pulse output is disabled) with bits 0 to 3 (CCS0 to CCS3) of CKS.
- <2> Set 0 in output latch P23.
- <3> Set bit 3 (PM23) of the port 2 mode register (PM2) to 0 (to set the output mode).
- <4> Set bit 4 (CLOE) of CKS to 1.

Caution If the output latch of P23 is set to 1, clock output cannot be used.

Remark The clock output function is designed so that pulses with a narrow width are not output when clock output enable/disable is switched (See "*" in **Figure 20-1**).

Figure 20-1. Remote Control Output Application Example




20.2 Configuration

The clock output function consists of the following hardware.

Table 20-1. Clock Output Function Configuration

| Item | Configuration |
|------------------|--|
| Control register | Clock output control register (CKS) Port 2 mode register (PM2) |

Figure 20-2. Clock Output Function Block Diagram



20.3 Control Registers

The following two types of registers are used to control the clock output function.

- · Clock output control register (CKS)
- · Port 2 mode register (PM2)

(1) Clock output control register (CKS)

This register sets the PCL output clock.

CKS is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CKS to 00H.

Remark CKS provides a function for setting the buzzer output clock besides setting the PCL output clock.

Figure 20-3. Clock Output Control Register (CKS) Format

Address: 0FF40H After reset: 00H R/W Symbol 7 6 5 4 3 2 0 1 CKS **BZOE** BCS1 BCS0 CLOE CCS3 CCS2 CCS1 CCS0

BZOE Buzzer Output Control (See Figure 21-2)

BCS1 BCS0 Buzzer Output Frequency Selection (See Figure 21-2)

| CLOE | Clock output control |
|------|----------------------|
| 0 | Clock output stop |
| 1 | Clock output start |

| CCS3 | CCS2 | CCS1 | CCS0 | Clock output frequency selection |
|------|----------|----------|--------------------|----------------------------------|
| 0 | 0 | 0 | 0 | fxx (12.5 MHz) |
| 0 | 0 | 0 | 1 | fxx/2 (6.25 MHz) |
| 0 | 0 | 1 | 0 | fxx/4 (3.13 MHz) |
| 0 | 0 | 1 | 1 | fxx/8 (1.56 MHz) |
| 0 | 1 | 0 | 0 | fxx/16 (781 kHz) |
| 0 | 1 | 0 | 1 | fxx/32 (391 kHz) |
| 0 | 1 | 1 | 0 | fxx/64 (195 kHz) |
| 0 | 1 | 1 | 1 | fxx/128 (97.7 kHz) |
| 1 | 0 | 0 | 0 | fхт (32.768 kHz) |
| | Other th | an above | Setting prohibited | |

Remarks 1. fxx: Main system clock frequency (fx or fx/2)

2. fx: Main system clock oscillation frequency

3. fxT: Subsystem clock oscillation frequency

4. Figures in parentheses apply to operation with fxx = 12.5 MHz or fxt = 32.768 kHz.

(2) Port 2 mode register (PM2)

This register sets input/output for port 2 in 1-bit units.

When using the P23/PCL pin for clock output, set the output latches of PM23 and P23 to 0.

PM2 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM2 to FFH.

Figure 20-4. Port 2 Mode Register (PM2) Format

Address: 0FF22H After reset: FFH R/W Symbol 7 6 5 4 3 2 1 0 PM2 PM27 PM26 PM25 PM24 PM23 PM22 PM21 PM20

| PM2n | P2n pin input/output mode selection (n = 0 to 7) |
|------|--|
| 0 | Output mode (output buffer ON) |
| 1 | Input mode (output buffer OFF) |

CHAPTER 21 BUZZER OUTPUT FUNCTIONS

21.1 Function

This function outputs a square wave at the frequencies of 1.5 kHz, 3.1 kHz, 6.1 kHz, and 12.2 kHz. The buzzer frequency selected by the clock output control register (CKS) is output from the BUZ/P24 pin.

The following procedure outputs the buzzer frequency.

- <1> Select the buzzer output frequency by using bits 5 to 7 (BCS0, BCS1, BZOE) of CKS.
- <2> Set the P24 output latch to 0.
- <3> Set bit 4 (PM24) of the port 2 mode register (PM2) to 0 (set the output mode).

Caution When the output latch of P24 is set to 1, the buzzer output cannot be used.


21.2 Configuration

The buzzer output function consists of the following hardware.

Table 21-1. Buzzer Output Function Configuration

| Item | Configuration |
|------------------|--|
| Control register | Clock output control register (CKS) Port 2 mode register (PM2) |

Figure 21-1. Buzzer Output Function Block Diagram



21.3 Control Registers

The buzzer output function is controlled by the following two registers.

- · Clock output control register (CKS)
- Port 2 mode register (PM2)

(1) Clock output control register (CKS)

This register sets the frequency of the buzzer output.

CKS is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CKS to 00H.

Remark CKS has the function of setting the clock for PCL output except for the buzzer output frequency setting.

Figure 21-2. Clock Output Control Register (CKS) Format

Address: 0FF40H After reset: 00H R/W Symbol 7 2 0 6 5 4 3 1 CKS BCS1 **BZOE** BCS0 CLOE CCS3 CCS2 CCS₁ CCS₀

| BZOE | Buzzer output control |
|------|-----------------------|
| 0 | Stop buzzer output |
| 1 | Start buzzer output |

| BCS1 | BCS0 | Buzzer output frequency selection |
|------|------|-----------------------------------|
| 0 | 0 | fxx/2 ¹⁰ (12.2 kHz) |
| 0 | 1 | fxx/2 ¹¹ (6.1 kHz) |
| 1 | 0 | fxx/2 ¹² (3.1 kHz) |
| 1 | 1 | fxx/2 ¹³ (1.5 kHz) |

| CLOE Clock output control (refer to Figure 20-3) | |
|--|--|
|--|--|

| CCS3 | CCS2 | CCS1 | CCS0 | Clock output frequency selection |
|------|------|------|------|----------------------------------|
| | | | | (refer to Figure 20-3) |

Remarks 1. fxx: Main system clock frequency (fx or fx/2)

- 2. fx: Main system clock oscillation frequency
- **3.** Figures in parentheses apply to operation with fxx = 12.5 MHz.

(2) Port 2 mode register (PM2)

This register sets port 2 I/O in 1-bit units.

When the P24/BUZ pin is used as the buzzer output function, set the output latches of PM24 and P24 to 0.

PM2 is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM2 to FFH.

Figure 21-3. Port 2 Mode Register (PM2) Format

Address: 0FF22H After reset: FFH R/W Symbol 7 6 5 4 3 2 1 0 PM2 PM27 PM26 PM25 PM24 PM23 PM22 PM21 PM20

| PM2n | P2n pin I/O mode selection (n = 0 to 7) |
|------|---|
| 0 | Output mode (output buffer on) |
| 1 | Input mode (output buffer off) |

CHAPTER 22 EDGE DETECTION FUNCTION

The P00 to P06 pins have an edge detection function that can be programmed to detect the rising edge or falling edge and sends the detected edge to on-chip hardware components.

The edge detection function is always functioning, even in the STOP mode and IDLE mode.

22.1 Control Registers

• External interrupt rising edge enable register (EGP0), external interrupt falling edge enable register (EGN0)

The EGP0 and EGN0 registers specify the effective edge to be detected by the P00 to P06 pins.

They can read/write with an 8-bit manipulation instruction or a bit manipulation instruction.

RESET input sets the EGP0 and EGN0 to 00H.

Figure 22-1. Format of External Interrupt Rising Edge Enable Register (EGP0) and External Interrupt Falling Edge Enable Register (EGN0)

| Address: 0 | Address: 0FFA0H After reset: 00H R/W | | | | | | | | | |
|--------------------------------------|--------------------------------------|------|------|------|------|------|------|------|--|--|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| EGP0 | 0 | EGP6 | EGP5 | EGP4 | EGP3 | EGP2 | EGP1 | EGP0 | | |
| Address: 0FFA2H After reset: 00H R/W | | | | | | | | | | |
| Symbol 7 6 5 4 3 2 1 0 | | | | | | | | | | |
| EGN0 | 0 | EGN6 | EGN5 | EGN4 | EGN3 | EGN2 | EGN1 | EGN0 | | |

| EGPn | EGNn | INTPn pin effective edge (n = 0 to 6) |
|------|------|---------------------------------------|
| 0 | 0 | Interrupt disable |
| 0 | 1 | Falling edge |
| 1 | 0 | Rising edge |
| 1 | 1 | Both rising and falling edges |

22.2 Edge Detection of P00 to P06 Pins

P00 to P06 (o

The P00 to P06 pins do not incorporate an analog delay-based noise eliminator. Therefore, a valid edge is input to the pins and edge detection is performed (acknowledged) immediately after passing through the hysteresis-type input buffer.

P00 to P06 input mode (during input mode)

INTP0, INTP1, INTP2/NMI

Edge detector

INTP3 to INTP6 (to interrupt controller)

Figure 22-2. Block Diagram of P00 to P06 Pins

P00 to P06 output mode (during output mode)

CHAPTER 23 INTERRUPT FUNCTIONS

The μ PD784218A is provided with three interrupt request service modes; vectored interrupt, context switching, and macro service (refer to **Table 23-1**). These three service modes can be set as required in the program. However, interrupt service by macro service can only be selected for interrupt request sources provided with the macro service processing mode shown in Table 23-2. Context switching cannot be selected for non-maskable interrupts or operand error interrupts.

Multiple-interrupt control using 4 priority levels can easily be performed for maskable vectored interrupts.

Table 23-1. Interrupt Request Service Modes

| Interrupt Request Service Mode | Servicing Performed | PC & PSW Contents | Service |
|-----------------------------------|------------------------|--|---|
| Vectored interrupts | Software | Saving to & restoration from stack | Executed by branching to service program at addressNote specified by vector table |
| Context switching | | Saving to & restoration from fixed area in register bank | Executed by automatic switching to register bank specified by vector table and branching to service program at address ^{Note} specified by fixed area in register bank |
| Macro service | Hardware (firmware) | Retained | Execution of pre-set service such as data transfers between memory and I/O |

Note The start addresses of all interrupt service programs must be in the base area. If the body of a service program cannot be located in the base area, a branch instruction to the service program should be written in the base area.

23.1 Interrupt Request Sources

The μ PD784218A has 32 interrupt request sources as shown in Table 23-2, with an interrupt vector table allocated to each.

Table 23-2. Interrupt Request Sources (1/2)

| Type of | Default | Interrupt Request | Generating | Interrupt | Context | Macro | Macro | Vector |
|-----------|----------|---------------------------------|------------|-----------|-----------|----------|---------|---------|
| Interrupt | Priority | Generating Source | Unit | Control | Switching | Service | Service | Table |
| Request | | | | Register | | | Control | Address |
| | | | | Name | | | Word | |
| | | | | | | | Address | |
| Software | None | BRK instruction execution | _ | _ | Not | Not | _ | 003EH |
| | | | | | possible | possible | | |
| | | BRKCS instruction execution | _ | _ | Possible | Not | _ | _ |
| | | | | | | possible | | |
| Operand | None | Invalid operand in MOV STBC, | _ | _ | Not | Not | _ | 003CH |
| error | | #byte instruction or MOV WDM, | | | possible | possible | | |
| (TRAP0) | | #byte instruction, and LOCATION | | | | | | |
| | | instruction | | | | | | |
| Non- | None | NMI (pin input edge detection) | Edge | _ | Not | Not | _ | 0002H |
| maskable | | | detection | | possible | possible | | |
| | | INTWDT (watchdog timer | Watchdog | _ | Not | Not | _ | 0004H |
| | | overflow) | timer | | possible | possible | | |

Table 23-2. Interrupt Request Sources (2/2)

| Type of | Default | Interrupt Request | Generating | Interrupt | Context | Macro | Macro | Vector |
|-----------|----------|---|--------------------|-----------|-----------|----------|-----------------|---------|
| Interrupt | Priority | Generating Source | Unit | Control | Switching | Service | Service | Table |
| Request | | | | Register | | | Control | Address |
| | | | | Name | | | Word Address | |
| | | | | | | | | |
| Maskable | 0 | INTWDTM (Watchdog timer overflow) | Watchdog timer | WDTIC | Possible | Possible | 0FE06H | 0006H |
| | 1 | INTP0 (Pin input edge detection) | Edge | PIC0 | _ | | 0FE08H | 0008H |
| | 2 | INTP1 (Pin input edge detection) | detection | PIC1 | - | | 0FE0AH | 000AH |
| | 3 | INTP2 (Pin input edge detection) | | PIC2 | 1 | | 0FE0CH | 000CH |
| | 4 | INTP3 (Pin input edge detection) | | PIC3 | 1 | | 0FE0EH | 000EH |
| | 5 | INTP4 (Pin input edge detection) | - | PIC4 | 1 | | 0FE10H | 0010H |
| | 6 | INTP5 (Pin input edge detection) | | PIC5 | 1 | | 0FE12H | 0012H |
| | 7 | INTP6 (Pin input edge detection) | - | PIC6 | | | 0FE14H | 0014H |
| | 8 | INTIIC0 (CSI0 I ² C bus transfer end) Note | Clocked | CSIIC0 | - | | 0FE16H | 0016H |
| | | INTCSI0 (CSI0 3-wire transfer end) | serial | | | | | |
| | | , | interface | | | | | |
| | 9 | INTSER1 (ASI1 UART reception error) | Asynchronous | SERIC1 | 1 | | 0FE18H | 0018H |
| | 10 | INTSR1 (ASI1 UART reception end) | serial interface/ | SRIC1 | 1 | | 0FE1AH | 001AH |
| | | INTCSI1 (CSI1 3-wire transfer end) | clocked | | | | | |
| | 11 | INTST1 (ASI1 UART transmission end) | serial interface 1 | STIC1 | 1 | | 0FE1CH | 001CH |
| | 12 | INTSER2 (ASI2 UART reception error) | Asynchronous | SERIC2 | | | 0FE1EH | 001EH |
| | 13 | INTSR2 (ASI2 UART reception end) | serial interface/ | SRIC2 | | | 0FE20H | 0020H |
| | | INTCSI2 (CSI2 3-wire transfer end) | clocked | | | | | |
| | 14 | INTST2 (ASI2 UART transmission end) | serial interface 2 | STIC2 | | | 0FE22H | 0022H |
| | 15 | INTTM3 (Reference time interval | Watch | TMIC3 | | | 0FE24H | 0024H |
| | | signal from watch timer) | timer | | | | | |
| | 16 | INTTM00 (Match signal generation | Timer/ | TMIC00 | | | 0FE26H | 0026H |
| | | of 16-bit timer register and capture/ | counter | | | | | |
| | | compare register (CR00)) | | | | | | |
| | 17 | INTTM01 (Match signal generation | | TMIC01 | | | 0FE28H | 0028H |
| | | of 16-bit timer register and capture/ | | | | | | |
| | 10 | compare register (CR01)) | Timer/ | TMIC1 | - | | 0FE2AH | 00244 |
| | 18 | INTTM1 (Match signal generation of 8-bit timer/counter 1) | counter 1 | TMIC1 | | | UI LZAII | 002AH |
| | 19 | INTTM2 (Match signal generation | Timer/ | TMIC2 | - | | 0FE2CH | 002CH |
| | | of 8-bit timer/counter 2) | counter 2 | | | | 00 | 0020 |
| | 20 | INTAD (A/D converter conversion end) | A/D converter | ADIC | 1 | | 0FE2EH | 002EH |
| | 21 | INTTM5 (Match signal generation | Timer/ | TMIC5 | 1 | | 0FE30H | 0030H |
| | | of 8-bit timer/counter 5) | counter 5 | | | | | |
| | 22 | INTTM6 (Match signal generation | Timer/ | TMIC6 | | | 0FE32H | 0032H |
| | | of 8-bit timer/counter 6) | counter 6 | | | | | |
| | 23 | INTTM7 (Match signal generation | Timer/ | TMIC7 | | | 0FE34H | 0034H |
| | | of 8-bit timer/counter 7) | counter 7 | | | | | |
| | 24 | INTTM8 (Match signal generation | Timer/ | TMIC8 | | | 0FE36H | 0036H |
| | | of 8-bit timer/counter 8) | counter 8 | | 1 | | | |
| | 25 | INTWT (Watch timer overflow) | Watch timer | WTIC | | | 0FE38H | 0038H |
| | 26 | INTKR (Falling edge detection of port 8) | Edge detection | KRIC | | | 0FE3AH | 003AH |

Note μ PD784216AY, 784218AY Subseries only

- **Remarks 1.** The default priority is a fixed number. This indicates the order of priority when interrupt requests specified as having the same priority are generated simultaneously.
 - 2. ASI: Asynchronous serial interface
 - CSI: Clocked serial interface
 - 3. The watchdog timer has two interrupt sources, a non-maskable interrupt (INTWDT) and a maskable interrupt (INTWDTM), either (but not both) of which can be selected.

23.1.1 Software interrupts

Interrupts by software consist of the BRK instruction which generates a vectored interrupt and the BRKCS instruction which performs context switching.

Software interrupts are acknowledged even in the interrupt disabled state, and are not subject to priority control.

23.1.2 Operand error interrupts

These interrupts are generated if there is an illegal operand in an MOV STBC, #byte instruction or MOV WDM, #byte instruction, and LOCATION instruction.

Operand error interrupts are acknowledged even in the interrupt disabled state, and are not subject to priority control.

23.1.3 Non-maskable interrupts

A non-maskable interrupt is generated by NMI pin input or the watchdog timer.

Non-maskable interrupts are acknowledged unconditionally Note, even in the interrupt disabled state. They are not subject to interrupt priority control, and are of higher priority than any other interrupt.

Note Except during execution of the service program for the same non-maskable interrupt, and during execution of the service program for a higher-priority non-maskable interrupt

23.1.4 Maskable interrupts

A maskable interrupt is one subject to masking control according to the setting of an interrupt mask flag. In addition, acknowledgement enabling/disabling can be specified for all maskable interrupts by means of the IE flag in the program status word (PSW).

In addition to normal vectored interruption, maskable interrupts can be acknowledged by context switching and macro service (though some interrupts cannot use macro service: refer to **Table 23-2**).

The priority order for maskable interrupt requests when interrupt requests of the same priority are generated simultaneously is predetermined (default priority) as shown in Table 23-2. Also, multiprocessing control can be performed with interrupt priorities divided into 4 levels. However, macro service requests are acknowledged without regard to priority control or the IE flag.

23.2 Interrupt Service Modes

There are three μ PD784218A interrupt service modes, as follows:

- · Vectored interrupt service
- · Macro service
- · Context switching

23.2.1 Vectored interrupt service

When an interrupt is acknowledged, the program counter (PC) and program status word (PSW) are automatically saved to the stack, a branch is made to the address indicated by the data stored in the vector table, and the interrupt service routine is executed.

23.2.2 Macro service

When an interrupt is acknowledged, CPU execution is temporarily suspended and a data transfer is performed by hardware. Since macro service is performed without the intermediation of the CPU, it is not necessary to save or restore CPU statuses such as the program counter (PC) and program status word (PSW) contents. This is therefore very effective in improving the CPU service time (refer to **23.8 Macro Service Function**).

23.2.3 Context switching

When an interrupt is acknowledged, the prescribed register bank is selected by hardware, a branch is made to a pre-set vector address in the register bank, and at the same time the current program counter (PC) and program status word (PSW) are saved in the register bank (refer to 23.4.2 BRKCS instruction software interrupt (software context switching) acknowledgement operation and 23.7.2 Context switching).

Remark "Context" refers to the CPU registers that can be accessed by a program while that program is being executed. These registers include general registers, the program counter (PC), program status word (PSW), and stack pointer (SP).

23.3 Interrupt Processing Control Registers

 μ PD784218A interrupt processing is controlled for each interrupt request by various control registers that perform interrupt processing specification. The interrupt control registers are listed in Table 23-3.

Table 23-3. Control Registers

| Register Name | Symbol | Function |
|--------------------------------------|--|--|
| Interrupt control registers | WDTIC, PIC0, PIC1, PIC2, PIC3, PIC4, PIC5, PIC6, CSIIC0, SERIC1, SRIC1, STIC1, SERIC2, SRIC2, STIC2, TMIC3, TMIC00, TMIC01, TMIC1, TMIC2, ADIC, TMIC5, TMIC6, TMIC7, TMIC8, WTIC, KRIC | Registers to record generation of interrupt request, control masking, specify vectored interrupt processing or macro service processing, enable or disable context switching function, and specify priority. |
| Interrupt mask registers | MK0 (MK0L, MK0H) MK1 (MK1L, MK1H) | Control masking of maskable interrupt request. Associated with mask control flag in interrupt control register. Can be accessed in word or byte units. |
| In-service priority register | ISPR | Records priority of interrupt request currently acknowledged. |
| Interrupt mode control register | IMC | Controls nesting of maskable interrupt with priority specified to lowest level (level 3). |
| Interrupt selection control register | SNMI | Selects whether to use input signal from P02 pin and interrupt signal from watchdog timer as maskable interrupt or NMI. |
| Watchdog timer mode register | WDM | Specifies priorities of interrupt by NMI pin input and overflow of watchdog timer. |
| Program status word | PSW | Enables or disables accepting maskable interrupt. |

An interrupt control register is allocated to each interrupt source. The flags of each register perform control of the contents corresponding to the relevant bit position in the register. The interrupt control register flag names corresponding to each interrupt request signal are shown in Table 23-4.

Table 23-4. Flag List of Interrupt Control Registers for Interrupt Requests

| Default | Interrupt | | | Ir | nterrupt Control Re | egister | |
|----------|--------------------|--------|---------------------------|------------------------|------------------------------|----------------------------------|----------------------------------|
| Priority | Request Signal | | Interrupt Request Flag | Interrupt Mask Flag | Macro Service Enable Flag | Priority Speci- fication Flag | Context Switching Enable Flag |
| 0 | INTWDTM | WDTIC | WDTIF | WDTMK | WDTISM | WDTPR0 WDTPR1 | WDTCSE |
| 1 | INTP0 | PIC0 | PIF0 | PMK0 | PISM0 | PPR00 PPR01 | PCSE0 |
| 2 | INTP1 | PIC1 | PIF1 | PMK1 | PISM1 | PPR10 PPR11 | PCSE1 |
| 3 | INTP2 | PIC2 | PIF2 | PMK2 | PISM2 | PPR20 PPR21 | PCSE2 |
| 4 | INTP3 | PIC3 | PIF3 | РМК3 | PISM3 | PPR30 PPR31 | PCSE3 |
| 5 | INTP4 | PIC4 | PIF4 | PMK4 | PISM4 | PPR40 PPR41 | PCSE4 |
| 6 | INTP5 | PIC5 | PIF5 | PMK5 | PISM5 | PPR50 PPR51 | PCSE5 |
| 7 | INTP6 | PIC6 | PIF6 | PMK6 | PISM6 | PPR60 PPR61 | PCSE6 |
| 8 | INTIIC0 INTCSI0 | CSIIC0 | CSIIF0 | CSIMK0 | CSIISM0 | CSIPR00 CSIPR01 | CSICSE0 |
| 9 | INTSER1 | SERIC1 | SERIF1 | SERMK1 | SERISM1 | SERPR10 SERPR11 | SERCSE1 |
| 10 | INTSR1 INTCSI1 | SRIC1 | SRIF1 | SRMK1 | SRISM1 | SRPR10 SRPR11 | SRCSE1 |
| 11 | INTST1 | STIC1 | STIF1 | STMK1 | STISM1 | STPR10 STPR11 | STCSE1 |
| 12 | INTSER2 | SERIC2 | SERIF2 | SERMK2 | SERISM2 | SERPR20 SERPR21 | SERCSE2 |
| 13 | INTSR2 INTCSI2 | SRIC2 | SRIF2 | SRMK2 | SRISM2 | SRPR20 SRPR21 | SRCSE2 |
| 14 | INTST2 | STIC2 | STIF2 | STMK2 | STISM2 | STPR20 STPR21 | STCSE2 |
| 15 | INTTM3 | ТМІСЗ | TMIF3 | ТММКЗ | TMISM3 | TMPR30 TMPR31 | TMCSE3 |
| 16 | INTTM00 | TMIC00 | TMIF00 | TMMK00 | TMISM00 | TMPR000 TMPR001 | TMCSE00 |
| 17 | INTTM01 | TMIC01 | TMIF01 | TMMK01 | TMISM01 | TMPR010 TMPR011 | TMCSE01 |
| 18 | INTTM1 | TMIC1 | TMIF1 | TMMK1 | TMISM1 | TMPR10 TMPR11 | TMCSE1 |
| 19 | INTTM2 | TMIC2 | TMIF2 | TMMK2 | TMISM2 | TMPR20 TMPR21 | TMCSE2 |
| 20 | INTAD | ADIC | ADIF | ADMK | ADISM | ADPR00 ADPR01 | ADCSE |
| 21 | INTTM5 | TMIC5 | TMIF5 | TMMK5 | TMISM5 | TMPR50 TMPR51 | TMCSE5 |
| 22 | INTTM6 | TMIC6 | TMIF6 | TMMK6 | TMISM6 | TMPR60 TMPR61 | TMCSE6 |
| 23 | INTTM7 | TMIC7 | TMIF7 | TMMK7 | TMISM7 | TMPR70 TMPR71 | TMCSE7 |
| 24 | INTTM8 | TMIC8 | TMIF8 | TMMK8 | TMISM8 | TMPR80 TMPR81 | TMCSE8 |
| 25 | INTWT | WTIC | WTIF | WTMK | WTISM | WTPR0 WTPR1 | WTCSE |
| 26 | INTKR | KRIC | KRIF | KRMK | KRISM | KRPR0 KRPR1 | KRCSE |

23.3.1 Interrupt control registers

An interrupt control register is allocated to each interrupt source, and performs priority control, mask control, etc., for the corresponding interrupt request. The interrupt control register format is shown in Figure 23-1.

(1) Priority specification flags (xxPR1, xxPR0)

The priority specification flags specify the priority on an individual interrupt source basis for the 27 maskable interrupts.

Up to 4 priority levels can be specified, and a number of interrupt sources can be specified at the same level. Among maskable interrupt sources, level 0 is the highest priority.

If multiple interrupt requests are generated simultaneously among interrupt source of the same priority level, they are acknowledged in default priority order.

These flags can be manipulated bit-wise by software.

RESET input sets all bits to 1.

(2) Context switching enable flag (xxCSE)

The context switching enable flag specifies that a maskable interrupt request is to be serviced by context switching.

In context switching, the register bank specified beforehand is selected by hardware, a branch is made to a vector address stored beforehand in the register bank, and at the same time the current contents of the program counter (PC) and program status word (PSW) are saved in the register bank.

Context switching is suitable for real-time processing, since execution of interrupt servicing can be started faster than with normal vectored interrupt servicing.

This flag can be manipulated bit-wise by software.

RESET input sets all bits to 0.

(3) Macro service enable flag (××ISM)

The macro service enable flag specifies whether an interrupt request corresponding to that flag is to be handled by vectored interruption or context switching, or by macro service.

When macro service processing is selected, at the end of the macro service (when the macro service counter reaches 0) the macro service enable flag is automatically cleared (0) by hardware (vectored interrupt service/context switching service).

This flag can be manipulated bit-wise by software.

RESET input sets all bits to 0.

(4) Interrupt mask flag (××MK)

An interrupt mask flag specifies enabling/disabling of vectored interrupt servicing and macro service processing for the interrupt request corresponding to that flag.

The interrupt mask flag contents are not changed by the start of interrupt service, etc., and are the same as the interrupt mask register contents (refer to 23.3.2 Interrupt mask registers (MK0, MK1)).

Macro service processing requests are also subject to mask control, and macro service requests can also be masked with this flag.

This flag can be manipulated by software.

RESET input sets all bits to 1.

(5) Interrupt request flag (××IF)

An interrupt request flag is set (1) by generation of the interrupt request that corresponds to that flag. When the interrupt is acknowledged, the flag is automatically cleared (0) by hardware.

This flag can be manipulated by software.

RESET input sets all bits to 0.

Figure 23-1. Interrupt Control Register (××ICn) (1/3)

| Address: 0FFE0H to 0FFE8H | | After reset: 43H | | R/W | | | | |
|---------------------------|--------|------------------|---------|---------|--------------|--------------|----------|---------|
| Symbol | <7> | <6> | <5> | <4> | 3 | 2 | <1> | <0> |
| WDTIC | WDTIF | WDTMK | WDTISM | WDCSE | 0 | 0 | WDTPR1 | WDTPR0 |
| ı | | | | | | | <u> </u> | |
| PIC0 | PIF0 | PMK0 | PISM0 | PCSE0 | 0 | 0 | PPR01 | PPR00 |
| | | | | | | | I | |
| PIC1 | PIF1 | PMK1 | PISM1 | PCSE1 | 0 | 0 | PPR11 | PPR10 |
| | | | 1 | ı | | I | | |
| PIC2 | PIF2 | PMK2 | PISM2 | PCSE2 | 0 | 0 | PPR21 | PPR20 |
| ı | | | | | | | ı | |
| PIC3 | PIF3 | РМК3 | PISM3 | PCSE3 | 0 | 0 | PPR31 | PPR30 |
| | | | | | | | | |
| PIC4 | PIF4 | PMK4 | PISM4 | PCSE4 | 0 | 0 | PPR41 | PPR40 |
| | | | | | | | | |
| PIC5 | PIF5 | PMK5 | PISM5 | PCSE5 | 0 | 0 | PPR51 | PPR50 |
| | | | | | | | | |
| PIC6 | PIF6 | PMK6 | PISM6 | PCSE6 | 0 | 0 | PPR61 | PPR60 |
| | | | | | | | | |
| CSIIC0 | CSIIF0 | CSIMK0 | CSIISM0 | CSICSE0 | 0 | 0 | CSIPR01 | CSIPR00 |
| • | | | | | | | | |
| | | ××IFn | | Inte | errupt reque | st generatio | n | |

| ∞×IFn | Interrupt request generation |
|-------|--|
| 0 | No interrupt request (Interrupt signal is not generated) |
| 1 | Interrupt request (Interrupt signal is generated) |

| ∞×MKn | Interrupt processing enable/disable | | |
|-------|-------------------------------------|--|--|
| 0 | Interrupt processing enable | | |
| 1 | Interrupt processing disable | | |

| ∞ISMn | Interrupt processing mode specification |
|-------|--|
| 0 | Vectored interrupt processing/Context switching processing |
| 1 | Macro service processing |

| ××CSEn | Context switching processing specification |
|--------|--|
| 0 | Processing with vectored interrupt |
| 1 | Processing with context switching |

| ××PRn1 | xxPRn0 | Interrupt request priority specification |
|--------|--------|--|
| 0 | 0 | Priority 0 (Highest priority) |
| 0 | 1 | Priority 1 |
| 1 | 0 | Priority 2 |
| 1 | 1 | Priority 3 |

Figure 23-1. Interrupt Control Register (××ICn) (2/3)

| Address: | Address: 0FFE9H to 0FFF1H | | After reset: 43H | | R/W | | | |
|----------|---------------------------|--------|------------------|---------|-----|---|---------|---------|
| Symbol | <7> | <6> | <5> | <4> | 3 | 2 | <1> | <0> |
| SERIC1 | SERIF1 | SERMK1 | SERISM1 | SERCSE1 | 0 | 0 | SERPR11 | SERPR10 |
| 1 | | | | | | | | |
| SRIC1 | SRIF1 | SRMK1 | SRISM1 | SRCSE1 | 0 | 0 | SRPR11 | SRPR10 |
| | | | | | | | | |
| STIC1 | STIF1 | STMK1 | STISM1 | STCSE1 | 0 | 0 | STPR11 | STPR10 |
| | | | | | | | | |
| SERIC2 | SERIF2 | SERMK2 | SERISM2 | SERCSE2 | 0 | 0 | SERPR21 | SERPR20 |
| | | | | | | | | |
| SRIC2 | SRIF2 | SRMK2 | SRISM2 | SRCSE2 | 0 | 0 | SRPR21 | SRPR20 |
| | | | | | | | | |
| STIC2 | STIF2 | STMK2 | STISM2 | STCSE2 | 0 | 0 | STPR21 | STPR20 |
| | | | | | | | | |
| TMIC3 | TMIF3 | ТММКЗ | TMISM3 | TMCSE3 | 0 | 0 | TMPR31 | TMPR30 |
| | | | | | | | | |
| TMIC00 | TMIF00 | TMMK00 | TMISM00 | TMCSE00 | 0 | 0 | TMPR001 | TMPR000 |
| | | | | · | | | | |
| TMIC01 | TMIF01 | TMMK01 | TMISM01 | TMCSE01 | 0 | 0 | TMPR011 | TMPR010 |
| | | | | | | | | |

| ××IFn | Interrupt request generation |
|-------|--|
| 0 | No interrupt request (Interrupt signal is not generated) |
| 1 | Interrupt request (Interrupt signal is generated) |

| ∞×MKn | Interrupt processing enable/disable |
|-------|-------------------------------------|
| 0 | Interrupt processing enable |
| 1 | Interrupt processing disable |

| ∞×ISMn | Interrupt processing mode specification |
|--------|--|
| 0 | Vectored interrupt processing/Context switching processing |
| 1 | Macro service processing |

| ××CSEn | Context switching processing specification |
|--------|--|
| 0 | Processing with vectored interrupt |
| 1 | Processing with context switching |

| ××PRn1 | ××PRn0 | Interrupt request priority specification |
|--------|--------|--|
| 0 | 0 | Priority 0 (Highest priority) |
| 0 | 1 | Priority 1 |
| 1 | 0 | Priority 2 |
| 1 | 1 | Priority 3 |

_

Figure 23-1. Interrupt Control Register (××ICn) (3/3)

| Address: 0FFF2H to | | o 0FFFAH | After reset: 43H | | R/W | | | |
|--------------------|------------------------------------|----------|------------------|--------|-----|---|--------|--------|
| Symbol | <7> | <6> | <5> | <4> | 3 | 2 | <1> | <0> |
| TMIC1 | TMIF1 | TMMK1 | TMISM1 | TMCSE1 | 0 | 0 | TMPR11 | TMPR10 |
| r | | | | | | | | |
| TMIC2 | TMIF2 | TMMK2 | TMISM2 | TMCSE2 | 0 | 0 | TMPR21 | TMPR20 |
| Г | | | | | | | I | |
| ADIC | ADIF | ADMK | ADISM | ADCSE | 0 | 0 | ADPR01 | ADPR00 |
| İ | | | | 1 | | ı | | |
| TMIC5 | TMIF5 | TMMK5 | TMISM5 | TMCSE5 | 0 | 0 | TMPR51 | TMPR50 |
| r | | | | | | | | |
| TMIC6 | TMIF6 | TMMK6 | TMISM6 | TMCSE6 | 0 | 0 | TMPR61 | TMPR60 |
| , | | | | | | | 1 | |
| TMIC7 | TMIF7 | TMMK7 | TMISM7 | TMCSE7 | 0 | 0 | TMPR71 | TMPR70 |
| | | | | | | | | |
| TMIC8 | TMIF8 | TMMK8 | TMISM8 | TMCSE8 | 0 | 0 | TMPR81 | TMPR80 |
| | | | | | | | | |
| WTIC | WTIF | WTMK | WTISM | WTCSE | 0 | 0 | WTPR1 | WTPR0 |
| | | | | | | | | |
| KRIC | KRIF | KRMK | KRISM | KRCSE | 0 | 0 | KRPR1 | KRPR0 |
| | | | | | | | | |
| | ×xIFn Interrupt request generation | | | | | | | |

| ××IFn | Interrupt request generation |
|-------|--|
| 0 | No interrupt request (Interrupt signal is not generated) |
| 1 | Interrupt request (Interrupt signal is generated) |

| ∞×MKn | Interrupt processing enable/disable |
|-------|-------------------------------------|
| 0 | Interrupt processing enable |
| 1 | Interrupt processing disable |

| ∞×ISMn | Interrupt processing mode specification |
|--------|--|
| 0 | Vectored interrupt processing/Context switching processing |
| 1 | Macro service processing |

| ××CSEn | Context switching processing specification |
|--------|--|
| 0 | Processing with vectored interrupt |
| 1 | Processing with context switching |

| ××PRn1 | xxPRn0 | Interrupt request priority specification |
|--------|--------|--|
| 0 | 0 | Priority 0 (Highest priority) |
| 0 | 1 | Priority 1 |
| 1 | 0 | Priority 2 |
| 1 | 1 | Priority 3 |

23.3.2 Interrupt mask registers (MK0, MK1)

The MK0 and MK1 are composed of interrupt mask flags. MK0 and MK1 are 16-bit registers which can be manipulated as a 16-bit unit. MK0 can be manipulated in 8 bit units using MK0L and MK0H, and similarly MK1 can be manipulated using MK1L and MK1H.

In addition, each bit of the MK0 and MK1 can be manipulated individually with a bit manipulation instruction. Each interrupt mask flag controls enabling/disabling of the corresponding interrupt request.

When an interrupt mask flag is set (1), acknowledgement of the corresponding interrupt request is disabled.

When an interrupt mask flag is cleared (0), the corresponding interrupt request can be acknowledged as a vectored interrupt or macro service request.

Each interrupt mask flag in the MK0 and MK1 is the same flag as the interrupt mask flag in the interrupt control register. The MK0 and MK1 are provided for en bloc control of interrupt masking.

After RESET input, the MK0 and MK1 are set to FFFFH, and all maskable interrupts are disabled.

Figure 23-2. Format of Interrupt Mask Registers (MK0, MK1)

<Byte access>

| Address: 0FFACH to 0FFAFH | | After reset: FFH | | R/W | | | | |
|---------------------------|-------|------------------|----------------------------------|--------------|-------|-------|--------|--------|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MK0L | PMK6 | PMK5 | PMK4 | PMK3 | PMK2 | PMK1 | PMK0 | WDTMK |
| | | | | | | | | |
| MK0H | ТММКЗ | STMK2 | SRMK2 | SERMK2 | STMK1 | SRMK1 | SERMK1 | CSIMK0 |
| | | | | | | | | |
| MK1L | TMMK7 | TMMK6 | TMMK5 | ADMK | TMMK2 | TMMK1 | TMMK01 | TMMK00 |
| | | | | | | | | |
| MK1H | 1 | 1 | 1 | 1 | 1 | KRMK | WTMK | TMMK8 |
| | | | | | | | | |
| | | ∞×MKn | Interrupt request enable/disable | | | | | |
| | | 0 | Interrupt p | rocessing er | nable | | | |
| | | 1 | Interrupt processing disable | | | | | |

<Word access>

| Address: | 0FFACH, (| OFFAEH | After reset: FFFFH R/W | | | | | |
|----------|--|--------|------------------------|---------------|-------|-------|--------|--------|
| Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MK0 | TMMK3 | STMK2 | SRMK2 | SERMK2 | STMK1 | SRMK1 | SERMK1 | CSIMK0 |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | PMK6 | PMK5 | PMK4 | РМК3 | PMK2 | PMK1 | PMK0 | WDTMK |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| MK1 | 1 | 1 | 1 | 1 | 1 | KRMK | WTMK | TMMK8 |
| · | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TMMK7 | TMMK6 | TMMK5 | ADMK | TMMK2 | TMMK1 | TMMK01 | TMMK00 |
| | | | | | | | | |
| | xxMKn Interrupt request enable/disable | | | | | | | |
| | 0 Interrupt processing enable | | | | | | | |
| | | 1 | Interrupt p | rocessing dis | sable | | | |

23.3.3 In-service priority register (ISPR)

The ISPR shows the priority level of the maskable interrupt currently being serviced and the non-maskable interrupt being processed. When a maskable interrupt request is acknowledged, the bit corresponding to the priority of that interrupt request is set (1), and remains set until the service program ends. When a non-maskable interrupt is acknowledged, the bit corresponding to the priority of that non-maskable interrupt is set (1), and remains set until the service program ends.

When an RETI instruction or RETCS instruction is executed, the bit, among those set (1) in the ISPR, that corresponds to the highest-priority interrupt request is automatically cleared (0) by hardware.

The contents of the ISPR are not changed by execution of an RETB or RETCSB instruction.

RESET input clears the ISPR register to 00H.

Figure 23-3. Format of In-Service Priority Register (ISPR)

| Address: | 0FFA8H | | After i | reset: 00H | R | | | | |
|----------|--------|-------|--|-----------------|----------------|-------------|------------|-------|--|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| ISPR | NMIS | WDTS | 0 | 0 | ISPR3 | ISPR2 | ISPR1 | ISPR0 | |
| | | | | | | | | | |
| | | NMIS | | | NMI proces | sing status | | | |
| | | 0 | NMI interre | upt is not acc | cepted. | | | | |
| | | 1 | NMI interrupt is accepted. | | | | | | |
| | | | | | | | | | |
| | | WDTS | | Watchdoo | g timer interr | upt process | ing status | | |
| | | 0 | Watchdog timer interrupt is not accepted. | | | | | | |
| | | 1 | Watchdog timer interrupt is accepted. | | | | | | |
| | · | | | | | | | | |
| | | ISPRn | Priority level (n = 0 to 3) | | | | | | |
| | | 0 | Interrupt of priority level n is not accepted. | | | | | | |
| | | 1 | Interrupt o | f priority leve | el n is accept | ted. | | | |

Caution The in-service priority register (ISPR) is a read-only register. The microcontroller may malfunction if this register is written.

23.3.4 Interrupt mode control register (IMC)

The IMC contains the PRSL flag. The PRSL flag specifies enabling/disabling of nesting of maskable interrupts for which the lowest priority level (level 3) is specified.

When the IMC is manipulated, the interrupt disabled state (DI state) should be set first to prevent misoperation.

The IMC can be read or written to with an 8-bit manipulation instruction or bit manipulation instruction.

RESET input sets the IMC register to 80H.

Figure 23-4. Format of Interrupt Mode Control Register (IMC)

| Address: 0FFAAH | | | After i | reset: 80H | R/\ | R/W | | |
|-----------------|------|---|---------|------------|-----|-----|---|---|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IMC | PRSL | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| PRSL | Nesting control of maskable interrupt (lowest level) | | | | | | | |
|------|--|--|--|--|--|--|--|--|
| 0 | Interrupts with level 3 (lowest level) can be nested. | | | | | | | |
| 1 | Nesting of interrupts with level 3 (lowest level) is disabled. | | | | | | | |

23.3.5 Watchdog timer mode register (WDM)

The WDT4 bit of the WDM specifies the priority of NMI pin input non-maskable interrupts and watchdog timer overflow non-maskable interrupts.

The WDM can be written to only by a dedicated instruction. This dedicated instruction, MOV WDM, #byte, has a special code configuration (4 bytes), and a write is not performed unless the 3rd and 4th bytes of the operation code are mutual 1's complements.

If the 3rd and 4th bytes of the operation code are not mutual 1's complements, a write is not performed and an operand error interrupt is generated. In this case, the return address saved in the stack area is the address of the instruction that was the source of the error, and thus the address that was the source of the error can be identified from the return address saved in the stack area.

If recovery from an operand error is simply performed by means of an RETB instruction, an endless loop will result.

As an operand error interrupt is only generated in the event of an inadvertent program loop (with the NEC Electronics assembler, RA78K4, only the correct dedicated instruction is generated when MOV WDM, #byte is written), system initialization should be performed by the program.

Other write instructions (MOV WDM, A; AND WDM, #byte; and SET1 WDM.7) are ignored and do not perform any operation. That is, a write is not performed to the WDM, and an interrupt such as an operand error interrupt is not generated.

The WDM can be read at any time by a data transfer instruction.

RESET input clears the WDM register to 00H.

Figure 23-5. Format of Watchdog Timer Mode Register (WDM)

| Address: 0FFC2H | | | After reset: 00H | | | R/W | | | |
|-----------------|-----|---|--|------|---|------|------|---|--|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| WDM | RUN | 0 | 0 | WDT4 | 0 | WDT2 | WDT1 | 0 | |
| • | | | | | | | | | |
| | | RUN Specifies operation of watchdog timer (refer to Figure 13-2). | | | | | | | |
| | | | | | | | | | |
| | | WDT4 | Priority of watchdog timer interrupt request | | | | | | |
| | | 0 | Watchdog timer interrupt request < NMI pin input interrupt request | | | | | | |
| | | 1 | Watchdog timer interrupt request > NMI pin input interrupt request | | | | | | |
| | | | | | | | | | |
| | | WDT2 | WDT1 Specifies count clock of watchdog timer (refer to Figure 13-2). | | | | | | |

Caution The watchdog timer mode register (WDM) can be written only by using a dedicated instruction (MOV WDM, #byte).

23.3.6 Interrupt selection control register (SNMI)

The SNMI selects whether to use interrupt request signals from the watchdog timer and inputs from the P02 pin as maskable interrupt signals or non-maskable interrupts.

Since the bit of this register can be set (1) only once after reset, the bit should be cleared (0) by reset.

The SNMI is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets the SNMI to 00H.

Figure 23-6. Format of Interrupt Selection Control Register (SNMI)

| Address: 0FFA9H | | After reset: 00H | | /W | | | | |
|-----------------|---|------------------|---|----|---|---|------|------|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SNMI | 0 | 0 | 0 | 0 | 0 | 0 | SWDT | SNMI |

| SWDT | Watchdog timer interrupt selection |
|------|---|
| 0 | Use as non-maskable interrupt. Interrupt processing cannot be disabled with interrupt mask register. |
| 1 | Use as maskable interrupt. Vectored interrupts and macro service can be used. Interrupt processing can be disabled with interrupt mask register. |

| SNMI | P02 pin function selection |
|------|---|
| 0 | Use as INTP2. Vectored interrupts and macro service can be used. Interrupt processing can be disabled with interrupt mask register. At this time, release of the standby mode with the P02 pin is accomplished with a maskable interrupt. |
| 1 | Use as MNI. Interrupt processing cannot be disabled with interrupt mask register. At this time, release of the standby mode with the P02 pin is accomplished with NMI. |

23.3.7 Program status word (PSW)

The PSW is a register that holds the current status regarding instruction execution results and interrupt requests. The IE flag that sets enabling/disabling of maskable interrupts is mapped in the lower 8 bits of the PSW (PSWL).

PSWL can be read or written to with an 8-bit manipulation instruction, and can also be manipulated with a bit manipulation instruction or dedicated instruction (EI/DI).

When a vectored interrupt is acknowledged or a BRK instruction is executed, PSWL is saved to the stack and the IE flag is cleared (0). PSWL is also saved to the stack by the PUSH PSW instruction, and is restored from the stack by the RETI, RETB and POP PSW instructions.

When context switching or a BRKCS instruction is executed, PSWL is saved to a fixed area in the register bank, and the IE flag is cleared (0). PSWL is restored from the fixed area in the register bank by an RETCSI or RETCSB instruction.

RESET input sets PSWL to 00H.

Figure 23-7. Format of Program Status Word (PSWL)

| After reset: 00H | | | | | | | | |
|---|----------|-----|---------------------------------------|----|----|-----|---|----|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PSWL | S | Z | RSS | AC | ΙE | P/V | 0 | CY |
| | | | ı | | | | | |
| S Used for normal instruction execution | | | | | | | | |
| Z | | | | | | | | |
| | | RSS | | | | | | |
| | | AC | | | | | | |
| | | | | | | | | |
| | | IE | Enable or disable accepting interrupt | | | | | |
| 0 Disable | | | | | | | | |
| | 1 Enable | | | | | | | |
| | | | | | | | | |
| | | P/V | Used for normal instruction execution | | | | | |
| | | CY | | | | | | |

23.4 Software Interrupt Acknowledgement Operations

A software interrupt is acknowledged in response to execution of a BRK or BRKCS instruction. Software interrupts cannot be disabled.

23.4.1 BRK instruction software interrupt acknowledgement operation

When a BRK instruction is executed, the program status word (PSW) and program counter (PC) are saved in that order to the stack, the IE flag is cleared (0), the vector table (003EH/003FH) contents are loaded into the lower 16 bits of the PC, and 0000B into the higher 4 bits, and a branch is performed (the start of the service program must be in the base area).

The RETB instruction must be used to return from a BRK instruction software interrupt.

Caution The RETI instruction must not be used to return from a BRK instruction software interrupt.

Use the RETB instruction.

23.4.2 BRKCS instruction software interrupt (software context switching) acknowledgement operation

The context switching function can be initiated by executing a BRKCS instruction.

The register bank to be used after context switching is specified by the BRKCS instruction operand.

When a BRKCS instruction is executed, the program branches to the start address of the interrupt service program (which must be in the base area) stored beforehand in the specified register bank, and the contents of the program status word (PSW) and program counter (PC) are saved in the register bank.




Figure 23-8. Context Switching Operation by Execution of BRKCS Instruction

The RETCSB instruction is used to return from a software interrupt due to a BRKCS instruction. The RETCSB instruction must specify the start address of the interrupt service program for the next time context switching is performed by a BRKCS instruction. This interrupt service program start address must be in the base area.

Caution The RETCS instruction must not be used to return from a BRKCS instruction software interrupt.

Use the RETCSB instruction.

Register bank n (n = 0 to 7)Χ PC₁₉₋₁₆ PC₁₅₋₀ Α С В (1) Restoration R5 R4 RETCSB instruction operand 2 Restoration ③ Transfer R7 R6 VΡ ٧ (4) Restoration UP U (To original Т D Ε register bank) W **PSW** Н L

Figure 23-9. Return from BRKCS Instruction Software Interrupt (RETCSB Instruction Operation)

23.5 Operand Error Interrupt Acknowledge

An operand error interrupt is generated when the data obtained by inverting all the bits of the 3rd byte of the operand of an MOV STBC, #byte instruction, LOCATION instruction, or an MOV WDM, #byte instruction does not match the 4th byte of the operand. Operand error interrupts cannot be disabled.

When an operand error interrupt is generated, the program status word (PSW) and the start address of the instruction that caused the error are saved to the stack, the IE flag is cleared (0), the vector table value is loaded into the program counter (PC), and a branch is performed (within the base area only).

As the address saved to the stack is the start address of the instruction in which the error occurred, simply writing an RETB instruction at the end of the operand error interrupt service program will result in generation of another operand error interrupt. You should therefore either process the address in the stack or initialize the program by referring to 23.12 Restoring Interrupt Function to Initial State.

23.6 Non-Maskable Interrupt Acknowledge

Non-maskable interrupts are acknowledged even in the interrupt disabled state. Non-maskable interrupts can be acknowledged at all times except during execution of the service program for an identical non-maskable interrupt or a non-maskable interrupt of higher priority.


The relative priorities of non-maskable interrupts are set by the WDT4 bit of the watchdog timer mode register (WDM) (see 23.3.5 Watchdog timer mode register (WDM)).

Except in the cases described in 23.9 When Interrupt Requests and Macro Service Are Temporarily Held Pending, a non-maskable interrupt request is acknowledged immediately. When a non-maskable interrupt request is acknowledged, the program status word (PSW) and program counter (PC) are saved in that order to the stack, the IE flag is cleared (0), the in-service priority register (ISPR) bit corresponding to the acknowledged non-maskable interrupt is set (1), the vector table contents are loaded into the PC, and a branch is performed. The ISPR bit that is set (1) is the NMIS bit in the case of a non-maskable interrupt due to edge input to the NMI pin, and the WDTS bit in the case of watchdog timer overflow.

When the non-maskable interrupt service program is executed, non-maskable interrupt requests of the same priority as the non-maskable interrupt currently being executed and non-maskable interrupts of lower priority than the non-maskable interrupt currently being executed are held pending. A pending non-maskable interrupt is acknowledged after completion of the non-maskable interrupt service program currently being executed (after execution of the RETI instruction). However, even if the same non-maskable interrupt request is generated more than once during execution of the non-maskable interrupt service program, only one non-maskable interrupt is acknowledged after completion of the non-maskable interrupt service program.

Figure 23-10. Non-Maskable Interrupt Request Acknowledgement Operations (1/2)

(a) When a new NMI request is generated during NMI service program execution



(b) When a watchdog timer interrupt request is generated during NMI service program execution (when the watchdog timer interrupt priority is higher (when WDT4 in the WDM = 1))






Figure 23-10. Non-Maskable Interrupt Request Acknowledgement Operations (2/2)

(c) When a watchdog timer interrupt request is generated during NMI service program execution (when the NMI interrupt priority is higher (when WDT4 in the WDM = 0))



(d) When an NMI request is generated twice during NMI service program execution



- Cautions 1. Macro service requests are acknowledged and serviced even during execution of a non-maskable interrupt service program. If you do not want macro service processing to be performed during a non-maskable interrupt service program, you should manipulate the interrupt mask register in the non-maskable interrupt service program to prevent macro service generation.
 - 2. The RETI instruction must be used to return from a non-maskable interrupt. Subsequent interrupt acknowledgement will not be performed normally if a different instruction is used. If you restart a program from the initial state after a non-maskable interrupt acknowledgement, refer to 23.12 Restoring Interrupt Function to Initial State.
 - 3. Non-maskable interrupts are always acknowledged, except during non-maskable interrupt service program execution (except when a high non-maskable interrupt request is generated during execution of a low-priority non-maskable interrupt service program) and for a certain period after execution of the special instructions shown in 23.9. Therefore, a non-maskable interrupt will be acknowledged even when the stack pointer (SP) value is undefined, in particular after reset release, etc. In this case, depending on the value of the SP, it may happen that the program counter (PC) and program status word (PSW) are written to the address of a write-inhibited special function register (SFR) (see Table 3-6 in 3.9 Special Function Registers (SFRs)), and the CPU becomes deadlocked, or an unexpected signal is output from a pin, or the PC and PSW are written to an address in which RAM is not mounted, with the result that the return from the non-maskable interrupt service program is not performed normally and a runaway occurs.

Therefore, the program following RESET release must be as shown below.

CSEG AT 0 DW STRT CSEG BASE

STRT:

LOCATION 0FH; or LOCATION 0 MOVG SP, #imm24

23.7 Maskable Interrupt Acknowledge

A maskable interrupt can be acknowledged when the interrupt request flag is set (1) and the mask flag for that interrupt is cleared (0). When servicing is performed by macro service, the interrupt is acknowledged and serviced by macro service immediately. In the case of vectored interruption and context switching, an interrupt is acknowledged in the interrupt enabled state (when the IE flag is set (1)) if the priority of that interrupt is one for which acknowledgement is permitted.

If maskable interrupt requests are generated simultaneously, the interrupt for which the highest priority is specified by the priority specification flag is acknowledged. If the interrupts have the same priority specified, they are acknowledged in accordance with their default priorities.

A pending interrupt is acknowledged when a state in which it can be acknowledged is established.

The interrupt acknowledgement algorithm is shown in Figure 23-11.




Figure 23-11. Interrupt Acknowledgement Processing Algorithm

23.7.1 Vectored interrupt

When a vectored interrupt maskable interrupt request is acknowledged, the program status word (PSW) and program counter (PC) are saved in that order to the stack, the IE flag is cleared (0) (the interrupt disabled state is set), and the in-service priority register (ISPR) bit corresponding to the priority of the acknowledged interrupt is set (1). Also, data in the vector table predetermined for each interrupt request is loaded into the PC, and a branch is performed. The return from a vectored interrupt is performed by means of the RETI instruction.

Caution When a maskable interrupt is acknowledged by vectored interrupt, the RETI instruction must be used to return from the interrupt. Subsequent interrupt acknowledgement will not be performed normally if a different instruction is used.

23.7.2 Context switching

Initiation of the context switching function is enabled by setting (1) the context switching enable flag of the interrupt control register.

When an interrupt request for which the context switching function is enabled is acknowledged, the register bank specified by 3 bits of the lower address (even address) of the corresponding vector table address is selected.

The vector address stored beforehand in the selected register bank is transferred to the program counter (PC), and at the same time the contents of the PC and program status word (PSW) up to that time are saved in the register bank and branching is performed to the interrupt service program.





Figure 23-12. Context Switching Operation by Generation of Interrupt Request

The RETCS instruction is used to return from an interrupt that uses the context switching function. The RETCS instruction must specify the start address of the interrupt service program to be executed when that interrupt is acknowledged next. This interrupt service program start address must be in the base area.

Caution The RETCS instruction must be used to return from an interrupt serviced by context switching. Subsequent interrupt acknowledgement will not be performed normally if a different instruction is used.

Figure 23-13. Return from Interrupt That Uses Context Switching by Means of RETCS Instruction



23.7.3 Maskable interrupt priority levels

The μ PD784218A performs multiple interrupt servicing in which an interrupt is acknowledged during servicing of another interrupt. Multiple interrupts can be controlled by priority levels.

There are two kinds of priority control, control by default priority and programmable priority control in accordance with the setting of the priority specification flag. In priority control by means of default priority, interrupt service is performed in accordance with the priority preassigned to each interrupt request (default priority) (refer to **Table 23-2**). In programmable priority control, interrupt requests are divided into four levels according to the setting of the priority specification flag. Interrupt requests for which multiple interruption is permitted are shown in Table 23-5.

Since the IE flag is cleared (0) automatically when an interrupt is acknowledged, when multiple interruption is used, the IE flag should be set (1) to enable interrupts by executing an IE instruction in the interrupt service program, etc.

Table 23-5. Multiple Interrupt Servicing

| Priority of Interrupt Currently Being Acknowledged | ISPR Value | IE Flag in PSW | PRSL Flag in IMC | Acknowledgeable Maskable Interrupts |
|---|----------------------------------|----------------|------------------|---|
| No interrupt being | 00000000 | 0 | × | All macro service only |
| acknowledged | | 1 | × | All maskable interrupts |
| 3 | 00001000 | 0 | × | All macro service only |
| | | 1 | 0 | All maskable interrupts |
| | | 1 | 1 | All macro service Maskable interrupts specified as priority 0/1/2 |
| 2 | 0000×100 | 0 | × | All macro service only |
| | | 1 | × | All macro service Maskable interrupts specified as priority 0/1 |
| 1 | 0000××10 | 0 | × | All macro service only |
| | | 1 | × | All macro service Maskable interrupts specified as priority 0 |
| 0 | 0000×××1 | × | × | All macro service only |
| Non-maskable interrupts | 1000×××× 0100×××× 1100×××× | × | × | All macro service only |

Figure 23-14. Examples of Servicing When Another Interrupt Request Is Generated During Interrupt Service (1/3)





Figure 23-14. Examples of Servicing When Another Interrupt Request Is Generated During Interrupt Service (2/3)




The macro service request is serviced irrespective of interrupt enabling/disabling and priority.

The interrupt request I is held pending since it has a lower priority than interrupt request k. Interrupt request m generated after interrupt request I has a higher priority, and is therefore acknowledged first.

Since servicing of interrupt request n performed in the interrupt disabled state, interrupt requests o and p are held pending.

After interrupt request n servicing, the pending interrupt requests are acknowledged. Although interrupt request o was generated first, interrupt request p has a higher priority and is therefore acknowledged first.

Figure 23-14. Examples of Servicing When Another Interrupt Request Is Generated During Interrupt Service (3/3)



Notes 1. Low default priority

2. High default priority

Remarks 1. "a" to "z" in the figure above are arbitrary names used to differentiate between the interrupt requests and macro service requests.

2. High/low default priorities in the figure indicate the relative priority levels of the two interrupt requests.





Figure 23-15. Examples of Servicing of Simultaneously Generated Interrupts

Remark "a" to "f" in the figure above are arbitrary names used to differentiate between the interrupt requests and macro service requests.

Figure 23-16. Differences in Level 3 Interrupt Acknowledgement According to IMC Register Setting



Notes 1. Low default priority

2. High default priority

Remarks 1. "a" to "f" in the figure above are arbitrary names used to differentiate the interrupt requests.

2. High/low default priorities in the figure indicate the relative priority levels of the two interrupt requests.

23.8 Macro Service Function

23.8.1 Outline of macro service function

Macro service is one method of servicing interrupts. With a normal interrupt, the program counter (PC) and program status word (PSW) are saved, and the start address of the interrupt service program is loaded into the PC, but with macro service, different processing (mainly data transfers) is performed instead of this processing. This enables interrupt requests to be responded to quickly, and moreover, since transfer processing is faster than processing by a program, the processing time can also be reduced.

Also, since a vectored interrupt is generated after processing has been performed the specified number of times, another advantage is that vectored interrupt programs can be simplified.




Figure 23-17. Differences Between Vectored Interrupt and Macro Service Processing

- Notes 1. When register bank switching is used, and an initial value has been set in the register beforehand
 - 2. Register bank switching by context switching, saving of PC and PSW
 - 3. Register bank, PC and PSW restoration by context switching
 - 4. PC and PSW saved to the stack, vector address loaded into PC

23.8.2 Types of macro service

Macro service can be used with the 27 kinds of interrupts shown in Table 23-6. There are four kinds of operation, which can be used to suit the application.

Table 23-6. Interrupts for Which Macro Service Can Be Used

| Default Priority | Interrupt Request Generation Source | Generating Unit | Macro Service Control Word Address |
|---------------------|--|-------------------|---------------------------------------|
| 0 | INTWDTM (Watchdog timer overflow) | Watchdog timer | 0FE06H |
| 1 | INTP0 (Pin input edge detection) | Edge detection | 0FE08H |
| 2 | INTP1 (Pin input edge detection) | | 0FE0AH |
| 3 | INTP2 (Pin input edge detection) | | 0FE0CH |
| 4 | INTP3 (Pin input edge detection) | | 0FE0EH |
| 5 | INTP4 (Pin input edge detection) | | 0FE10H |
| 6 | INTP5 (Pin input edge detection) | | 0FE12H |
| 7 | INTP6 (Pin input edge detection) | | 0FE14H |
| 8 | INTIIC0 (CSI0 I ² C bus transfer end) ^{Note} | Clocked serial | 0FE16H |
| | INTCSI0 (CSI0 3-wire transfer end) | interface | |
| 9 | INTSER1 (ASI1 UART reception error) | Asynchronous | 0FE18H |
| 10 | INTSR1 (ASI1 UART reception end) | serial interface/ | 0FE1AH |
| | INTCSI1 (CSI1 3-wire transfer end) | clocked serial | |
| 11 | INTST1 (ASI1 UART transmission end) | interface 1 | 0FE1CH |
| 12 | INTSER2 (ASI2 UART reception error) | Asynchronous | 0FE1EH |
| 13 | INTSR2 (ASI2 UART reception end) | serial interface/ | 0FE20H |
| | INTCSI2 (CSI2 3-wire transfer end) | clocked serial | |
| 14 | INTST2 (ASI2 UART transmission end) | interface 2 | 0FE22H |
| 15 | INTTM3 (Reference time interval signal from watch timer) | Watch timer | 0FE24H |
| 16 | INTTM00 (Match signal generation of 16-bit timer register | Timer/counter | 0FE26H |
| | and capture/compare register (CR00)) | | |
| 17 | INTTM01 (Match signal generation of 16-bit timer register | | 0FE28H |
| | and capture/compare register (CR01)) | | |
| 18 | INTTM1 (Match signal generation of 8-bit timer/counter 1) | Timer/counter 1 | 0FE2AH |
| 19 | INTTM2 (Match signal generation of 8-bit timer/counter 2) | Timer/counter 2 | 0FE2CH |
| 20 | INTAD (A/D converter conversion end) | A/D converter | 0FE2EH |
| 21 | INTTM5 (Match signal generation of 8-bit timer/counter 5) | Timer/counter 5 | 0FE30H |
| 22 | INTTM6 (Match signal generation of 8-bit timer/counter 6) | Timer/counter 6 | 0FE32H |
| 23 | INTTM7 (Match signal generation of 8-bit timer/counter 7) | Timer/counter 7 | 0FE34H |
| 24 | INTTM8 (Match signal generation of 8-bit timer/counter 8) | Timer/counter 8 | 0FE36H |
| 25 | INTWT (Watch timer overflow) | Watch timer | 0FE38H |
| 26 | INTKR (Falling edge detection of port 8) | Edge detection | 0FE3AH |

Note μ PD784216AY, 784218AY Subseries only

Remarks 1. The default priority is a fixed number. This indicates the order of priority when macro service requests are generated simultaneously,

2. ASI: Asynchronous serial interface

CSI: Clocked serial interface

There are four kinds of macro service, as shown below.

(1) Type A

One byte or one word of data is transferred between a special function register (SFR) and memory each time an interrupt request is generated, and a vectored interrupt request is generated when the specified number of transfers have been performed.

Memory that can be used in the transfers is limited to internal RAM addresses 0FE00H to 0FEFFH when the LOCATION 0H instruction is executed, and addresses 0FFE00H to 0FFEFFH when the LOCATION 0FH instruction is executed.

The specification method is simple and is suitable for low-volume, high-speed data transfers.

(2) Type B

As with type A, one byte or one word of data is transferred between a special function register (SFR) and memory each time an interrupt request is generated, and a vectored interrupt request is generated when the specified number of transfers have been performed.

The SFR and memory to be used in the transfers is specified by the macro service channel (the entire 1 MB memory space can be used).

This is a general version of type A, suitable for large volumes of transfer data.

(3) Type C

Data is transferred from memory to two special function registers (SFR) each time an interrupt request is generated, and a vectored interrupt request is generated when the specified number of transfers have been performed.

With type C macro service, not only are data transfers performed to two locations in response to a single interrupt request, but it is also possible to add output data ring control and a function that automatically adds data to a compare register. The entire 1 MB memory space can be used.

Type C is mainly used with the INTTM1 and INTTM2 interrupts, and is used for stepping motor control, etc., by macro service, with RTBL or RTBH and CR10, CR1W used as the SFRs to which data is transferred.

(4) Counter mode

This mode is to decrement the macro service counter (MSC) when an interrupt occurs and is used to count the division operation of an interrupt and interrupt generator.

When MSC is 0, a vectored interrupt can be generated.

To restart the macro service, MSC must be set again.

MSC is fixed to 16 bits and cannot be used as an 8-bit counter.

23.8.3 Basic macro service operation

Interrupt requests for which the macro service processing generated by the algorithm shown in Figure 23-11 can be specified are basically serviced in the sequence shown in Figure 23-18.

Interrupt requests for which macro service processing can be specified are not affected by the status of the IE flag, but are disabled by setting (1) an interrupt mask flag in the interrupt mask register (MK0). Macro service processing can be executed in the interrupt disabled state and during execution of an interrupt service program.

Figure 23-18. Macro Service Processing Sequence

The macro service type and transfer direction are determined by the value set in the macro service control word mode register. Transfer processing is then performed using the macro service channel specified by the channel pointer according to the macro service type.

The macro service channel is memory which contains the macro service counter which records the number of transfers, the transfer destination and transfer source pointers, and data buffers, and can be located at any address in the range FE00H to FEFFH when the LOCATION 0H instruction is executed, or FFE00H to FFEFFH when the LOCATION 0FH instruction is executed.

23.8.4 Operation at end of macro service

In macro service, processing is performed the number of times specified during execution of another program. Macro service ends when the processing has been performed the specified number of times (when the macro service counter (MSC) reaches 0). Either of two operations may be performed at this point, as specified by the VCIE bit (bit 7) of the macro service mode register for each macro service.


(1) When VCIE bit is 0

In this mode, an interrupt is generated as soon as the macro service ends. Figure 23-18 shows an example of macro service and interrupt acknowledgement operations when the VCIE bit is 0.


This mode is used when a series of operations end with the last macro service processing performed, for instance. It is mainly used in the following cases:

- Asynchronous serial interface receive data buffering (INTSR1, INTSR2)
- A/D conversion result fetch (INTAD)
- Compare register update as the result of a match between a timer register and the compare register (INTTM00, INTTM01, INTTM1, INTTM2, INTTM5 to INTTM8)

Figure 23-19. Operation at End of Macro Service When VCIE = 0



At the end of macro service (MSC = 0), an interrupt request is generated and acknowledged.



If the last macro service is performed when the interrupt due to the end of macro service cannot be acknowledged while other interrupt servicing is being executed, etc., that interrupt is held pending until it can be acknowledged.

(2) When VCIE bit is 1

In this mode, an interrupt is not generated after macro service ends. Figure 23-20 shows an example of macro service and interrupt acknowledgement operations when the VCIE bit is 1.

This mode is used when the final operation is to be started by the last macro service processing performed, for instance. It is mainly used in the following cases:

- Clocked serial interface data transfers (INTCSI0, INTCSI1, INTCSI2)
- Asynchronous serial interface data transmission (INTST1, INTST2)
- To stop a stepping motor in the case of stepping motor control by means of macro service type C using the real-time output port and timer/counter (INTTM1, INTTM2)

Macro service request

Last macro service request

Processing of last macro service

Interrupt request due to the end of the hardware operation started by the last macro service processing

Figure 23-20. Operation at End of Macro Service When VCIE = 1

23.8.5 Macro service control registers

(1) Macro service control word

The μ PD784218A's macro service function is controlled by the macro service mode register and macro service channel pointer. The macro service processing mode is set by means of the macro service mode register, and the macro service channel address is indicated by the macro service channel pointer.

The macro service mode register and macro service channel pointer are mapped onto the part of the internal RAM shown in Figure 23-21 for each macro service as the macro service control word.

When macro service processing is performed, the macro service mode register and channel pointer values corresponding to the interrupt requests for which macro service processing can be specified must be set beforehand.

Figure 23-21. Macro Service Control Word Format

| Reserved word | Address | | Source |
|----------------|------------------|--------------------------------|---------------------|
| KRCHP | 0FE3BH | Channel pointer | INTER |
| KRMMD | 0FE3AH | Mode register | INTKR |
| WTCHP | 0FE39H | Channel pointer | INITIALT |
| WTMMD | 0FE38H | Mode register | INTWT |
| CCHP8 | 0FE37H | Channel pointer | 1 |
| CMMD8 | 0FE36H | Mode register | INTTM8 |
| CCHP7 | 0FE35H | Channel pointer | j |
| CMMD7 | 0FE34H | Mode register | INTTM7 |
| CCHP6 | 0FE33H | Channel pointer | ĺ |
| CMMD6 | 0FE32H | Mode register | INTTM6 |
| CCHP5 | 0FE31H | Channel pointer | j |
| CMMD5 | 0FE30H | Mode register | INTTM5 |
| ADCHP | 0FE2FH | Channel pointer | ĺ |
| ADMMD | 0FE2EH | Mode register | INTAD |
| CCHP2 | 0FE2DH | Channel pointer | j |
| CMMD2 | 0FE2CH | Mode register | NTTM2 |
| CCHP1 | 0FE2BH | Channel pointer | j |
| CMMD1 | 0FE2AH | Mode register | NTTM1 |
| CCHP01 | 0FE29H | Channel pointer |) |
| CMMD01 | 0FE28H | Mode register | INTTM01 |
| CCHP00 | 0FE27H | Channel pointer | í <u></u> |
| CMMD00 | 0FE26H | Mode register | INTTM00 |
| CCHP3 | 0FE25H | Channel pointer |) |
| CMMD3 | 0FE24H | Mode register | NTTM3 |
| STCHP2 | 0FE23H | Channel pointer |) |
| STMMD2 | 0FE23H | Mode register | NTST2 |
| CSICHP2/SRCHP2 | | Channel pointer | 1 |
| CSIMMD2/SRMMD2 | 0FE21H 0FE20H | Mode register | INTSR2/INTCSI2 |
| SERCHP2 | | Channel pointer | 1 |
| SERMMD2 | 0FE1FH 0FE1EH | Mode register | INTSER2 |
| STCHP1 | | Channel pointer |) |
| STMMD1 | 0FE1DH 0FE1CH | Mode register | INTST1 |
| CSICHP1/SRCHP1 | | |) |
| CSIMMD1/SRMMD1 | 0FE1BH 0FE1AH | Channel pointer Mode register | INTSR1/INTCSI1 |
| SERCHP1 | 0FE19H | · · |) |
| SERMMD1 | 0FE18H | Channel pointer | INTSER1 |
| CSICHP0/IICCHP | 0FE17H | Mode register Channel pointer |) |
| CSIMMD0/IICMMD | 0FE17H | Mode register | INTIIC0Note/INTCSI0 |
| PCHP6 | 0FE15H | Channel pointer |) |
| PMMD6 | 0FE14H | Mode register | NTP6 |
| PCHP5 | 0FE13H | Channel pointer | |
| PMMD5 | 0FE12H | Mode register | INTP5 |
| PCHP4 | | Channel pointer |) |
| PMMD4 | 0FE11H 0FE10H | Mode register | NTP4 |
| PCHP3 | | Channel pointer | |
| PMMD3 | 0FE0FH 0FE0EH | Mode register | NTP3 |
| PCHP2 | | |) |
| PMMD2 | 0FE0DH | Channel pointer Mode register | NTP2 |
| PCHP1 | 0FE0CH | • |) |
| PMMD1 | 0FE0BH | Channel pointer | INTP1 |
| POLIDO | |) | |
| PMMD0 | 0FE09H | Channel pointer | INTP0 |
| WDTCHP | 0FE08H | Mode register | J |
| WDTMMD | 0FE07H | Channel pointer Mode register | INTWDTM |
| VVDTIVIID | 0FE06H | Midde Tegister | J |

Note μ PD784216AY, 784218AY Subseries only

(2) Macro service mode register

VCIE

0

1

Generated

The macro service mode register is an 8-bit register that specifies the macro service operation. This register is written in internal RAM as part of the macro service control word (refer to **Figure 23-21**).

The format of the macro service mode register is shown in Figure 23-22.

5 3 2 0 VCIE MOD2 MOD1 MOD0 CHT3 CHT2 CHT1 CHT0 CHT0 0 1 0 CHT1 0 0 0 CHT2 0 0 0 CHT3 0 0 1 MOD2 MOD1 MOD0 Counter mode Type A Type B 0 Counter Data transfer Data size: Data transfer Data size: decrement direction 1 byte direction 1 byte $\mathsf{Memory} \to \mathsf{SFR}$ $\text{Memory} \to \text{SFR}$ 0 0 1 Data transfer Data transfer direction direction $\mathsf{SFR} \to \mathsf{memory}$ $\mathsf{SFR} \to \mathsf{memory}$ 0 1 0 0 1 1 1 0 Data transfer Data size: Data transfer Data size: 0 direction 2 bytes direction 2 bytes $\text{Memory} \to \text{SFR}$ $\text{Memory} \to \text{SFR}$ Data transfer Data transfer 0 1 direction direction $SFR \rightarrow memory$ $\mathsf{SFR} \to \mathsf{memory}$ 1 1 0 1 1 1

Interrupt request when MSC = 0

Not generated (next interrupt processing is vectored interrupt)

Figure 23-22. Macro Service Mode Register Format (1/2)




Figure 23-22. Macro Service Mode Register Format (2/2)

(3) Macro service channel pointer

The macro service channel pointer specifies the macro service channel address. The macro service channel can be located in the 256-byte space from FE00H to FEFFH when the LOCATION 0H instruction is executed, or FFE00H to FFEFFH when the LOCATION 0FH instruction is executed, and the higher 16 bits of the address are fixed. Therefore, the lower 8 bits of the data stored to the highest address of the macro service channel are set in the macro service channel pointer.

23.8.6 Macro service type A

(1) Operation

Data transfers are performed between buffer memory in the macro service channel and an SFR specified in the macro service channel.

With type A, the data transfer direction can be selected as memory-to-SFR or SFR-to-memory.

Data transfers are performed the number of times set beforehand in the macro service counter. One macro service processing transfers 8-bit or 16-bit data.

Type A macro service is useful when the amount of data to be transferred is small, as transfers can be performed at high speed.





Figure 23-23. Macro Service Data Transfer Processing Flow (Type A)

(2) Macro service channel configuration

The channel pointer and 8-bit macro service counter (MSC) indicate the buffer address in internal RAM (FE00H to FEFFH when the LOCATION 0H instruction is executed, or FFE00H to FFEFFH when the LOCATION 0FH instruction is executed) which is the transfer source or transfer destination (refer to **Figure 23-24**). In the channel pointer, the lower 8 bits of the address are written to the macro service counter in the macro service channel. The SFR involved with the access is specified by the SFR pointer (SFRP). The lower 8 bits of the SFR address are written to the SFRP.


Figure 23-24. Type A Macro Service Channel

(a) 1-byte transfers



Macro service buffer address = (channel pointer) – (macro service counter) – 1

(b) 2-byte transfers



Macro service buffer address = (channel pointer) – (macro service counter) $\times 2 - 1$

(3) Example of use of type A

An example is shown below in which data received via the asynchronous serial interface is transferred to a buffer area in RAM.




Figure 23-25. Asynchronous Serial Reception

Remark Addresses in the figure are the values when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, 0F0000H should be added to the values in the figure.

23.8.7 Macro service type B

(1) Operation

Data transfers are performed between a data area in memory and an SFR specified by the macro service channel. With type B, the data transfer direction can be selected as memory-to-SFR or SFR-to-memory.

Data transfers are performed the number of times set beforehand in the macro service counter. One macro service processing transfers 8-bit or 16-bit data.

This type of macro service is macro service type A for general purposes and is ideal for processing a large amount of data because up to 64 KB when 8-bit data is transferred or up to 128 KB when 16-bit data is transferred can be set in any 1 MB address space as data buffer area.




Figure 23-26. Macro Service Data Transfer Processing Flow (Type B)

(2) Macro service channel configuration

The macro service pointer (MP) indicates the data buffer area in the 1 MB memory space that is the transfer destination or transfer source.

The lower 8 bits of the SFR that is the transfer destination or transfer source is written to the SFR pointer (SFRP). The macro service counter (MSC) is a 16-bit counter that specifies the number of data transfers.

The macro service channel that stores the MP, SFRP and MSC is located in internal RAM space addresses 0FE00H to 0FEFFH when the LOCATION 0H instruction is executed, or 0FFE00H to 0FFEFFH when the LOCATION 0FH instruction is executed.

The macro service channel is indicated by the channel pointer as shown in Figure 23-27. In the channel pointer, the lower 8 bits of the address are written to the macro service counter in the macro service channel.




Figure 23-27. Type B Macro Service Channel

Macro service buffer address = macro service pointer

Note Bits 20 to 23 must be set to 0.

(3) Example of use of type B

An example is shown below in which parallel data is input from port 3 in synchronization with an external signal. The INTP4 external interrupt pin is used for synchronization with the external signal.


Macro service control word, macro service channel (Internal RAM) 64KB memory space 00H MSC 0FE6EH - 1 0A01FH 20H SFRP Lower 8 bits of port 3 address 03H* Buffer area 00H MP A0H + 1 0A000H 00H Channel pointer 6EH Type B, SFR \rightarrow 8-bit transfer, Mode register 18H interrupt request generation when MSC = 0Internal bus Edge INTP4 INTP4 🖒 detection Macro service request Port 3 P37 🔘 P36 (P35 🔘 P34 (P33 (P32 (C P31 (P30 (

Figure 23-28. Parallel Data Input Synchronized with External Interrupts

Remark Macro service channel addresses in the figure are the values when the LOCATION 0H instruction is executed.

When the LOCATION 0FH instruction is executed, 0F0000H should be added to the values in the figure.

Figure 23-29. Parallel Data Input Timing



Data fetch (macro service)

23.8.8 Macro service type C

(1) Operation

In type C macro service, data in the memory specified by the macro service channel is transferred to two SFRs, for timer use and data use, specified by the macro service channel in response to a single interrupt request (the SFRs can be freely selected). An 8-bit or 16-bit timer SFR can be selected.

In addition to the basic data transfers described above, type C macro service, the following functions can be added to type C macro service to reduce the size of the buffer area and alleviate the burden on software.

These specifications are made by using the mode register of the macro service control word.

(a) Updating of timer macro service pointer

It is possible to choose whether the timer macro service pointer (MPT) is to be kept as it is or incremented/ decremented. The MPT is incremented or decremented in the same direction as the data macro service pointer (MPD).

(b) Updating of data macro service pointer

It is possible to choose whether the data macro service pointer (MPD) is to be incremented or decremented.

(c) Automatic addition

The current compare register value is added to the data addressed by the timer macro service pointer (MPT), and the result is transferred to the compare register. If automatic addition is not specified, the data addressed by the MPT is simply transferred to the compare register.

(d) Ring control

An output data pattern of the length specified beforehand is automatically output repeatedly.




Figure 23-30. Macro Service Data Transfer Processing Flow (Type C) (1/2)




Figure 23-30. Macro Service Data Transfer Processing Flow (Type C) (2/2)

(2) Macro service channel configuration

There are two kinds of type C macro service channel, as shown in Figure 23-31.

The timer macro service pointer (MPT) mainly indicates the data buffer area in the 1 MB memory space to be transferred or added to the timer/counter compare register.

The data macro service pointer (MPD) indicates the data buffer area in the 1 MB memory space to be transferred to the real-time output port.

The modulo register (MR) specifies the number of repeat patterns when ring control is used.

The ring counter (RC) holds the step in the pattern when ring control is used. When initialization is performed, the same value as in the MR is normally set in this counter.


The macro service counter (MSC) is a 16-bit counter that specifies the number of data transfers.

The low-order 8 bits of the SFR that is the transfer destination is written to the timer SFR pointer (TSFRP) and data SFR pointer (DSFRP).

The macro service channel that stores these pointers and counters is located in internal RAM space addresses 0FE00H to 0FEFFH when the LOCATION 0H instruction is executed, or 0FFE00H to 0FFEFFH when the LOCATION 0FH instruction is executed. The macro service channel is indicated by the channel pointer as shown in Figure 23-31. In the channel pointer, the lower 8 bits of the address are written to the macro service counter in the macro service channel.

Figure 23-31. Type C Macro Service Channel (1/2)

(a) No ring control




Macro service buffer address = macro service pointer

Note Bits 20 to 23 must be set to 0.

Figure 23-31. Type C Macro Service Channel (2/2)

(b) With ring control



Macro service buffer address = macro service pointer

Note Bits 20 to 23 must be set to 0.

(3) Examples of use of type C

(a) Basic operation

An example is shown below in which the output pattern to the real-time output port and the output interval are directly controlled.

Update data is transferred from the two data storage areas set in the 1 MB space beforehand to the real-time output function buffer register (RTBL) and the compare register (CR10).




Figure 23-32. Stepping Motor Open Loop Control by Real-Time Output Port

Remark Internal RAM addresses in the figure are the values when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, 0F0000H should be added to the values in the figure.




Figure 23-33. Data Transfer Control Timing

(b) Examples of use of automatic addition control and ring control

(i) Automatic addition control

The output timing data (Δt) specified by the macro service pointer (MPT) is added to the contents of the compare register, and the result is written back to the compare register.

Use of this automatic addition control eliminates the need to calculate the compare register setting value in the program each time.

(ii) Ring control

With ring control, the predetermined output patterns is prepared for one cycle only, and the one-cycle data patterns are output repeatedly in order in ring form.

When ring control is used, only the output patterns for one cycle need be prepared, allowing the size of the data ROM area to be reduced.

The macro service counter (MSC) is decremented each time a data transfer is performed.

With ring control, too, an interrupt request is generated when MSC = 0.

When controlling a stepping motor, for example, the output patterns will vary depending on the configuration of the stepping motor concerned, and the phase excitation method (single-phase excitation, two-phase excitation, etc.), but repeat patterns are used in all cases. Examples of single-phase excitation and 1-2-phase excitation of a 4-phase stepping motor are shown in Figures 23-34 and 23-35.

Figure 23-34. Single-Phase Excitation of 4-Phase Stepping Motor





Figure 23-35. 1-2-Phase Excitation of 4-Phase Stepping Motor






Figure 23-36. Automatic Addition Control + Ring Control Block Diagram 1 (When Output Timing Varies with 1-2-Phase Excitation)

Remark Internal RAM addresses in the figure are the values when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, 0F0000H should be added to the values in the figure.




Figure 23-37. Automatic Addition Control + Ring Control Timing Diagram 1 (When Output Timing Varies with 1-2-Phase Excitation)

Note For the INTP2 high-/low-level width, refer to the data sheet.

Macro service control word, Macro service channel (Internal RAM) 1MB memory space FFH MSC **FFH** 0FE7AH Output timing: 1233FFH | \triangle t \bullet **TSFRP** Lower 8 bits of CR00 address 12H 12H **MPT** 33H 123007H D7 FFH D6 Output data (8 Items) **DSFRP** 98H Lower 8 bits of RTBL address 12H 123000H D0 MPD 30H 07H MR 08H RC 08H Channel 7AH pointer Mode 3СН Type C, MPT retained, MPD Addition register decremented, 1-byte timer data, automatic addition, ring control, interrupt request generation at MSC = 0 16-bit capture/ compare register 00 Buffer Register (RTBL) P120 INTP2 - P121 To stepper Output © TO0 Match latch ⊕ P122 motor External P120 connection 16-bit timer counter 0 (TM0)

Figure 23-38. Automatic Addition Control + Ring Control Block Diagram 2 (1-2-Phase Excitation Constant-Velocity Operation)

Remark Internal RAM addresses in the figure are the values when the LOCATION 0H instruction is executed. When the LOCATION 0FH instruction is executed, 0F0000H should be added to the values in the figure.




Figure 23-39. Automatic Addition Control + Ring Control Timing Diagram 2 (1-2-Phase Excitation Constant-Velocity Operation)


Note For the INTP2 high-/low-level width, refer to the data sheet.

23.8.9 Counter mode

(1) Operation

MSC is decremented the number of times set in advance to the macro service counter (MSC). Because the number of times an interrupt occurs can be counted, this function can be used as an event counter where the interrupt generation cycle is long.

Figure 23-40. Macro Service Data Transfer Processing Flow (Counter Mode)




(Vectored interrupt request is generated)

(2) Configuration of macro service channel

The macro service channel consists of only a 16-bit macro service counter (MSC). The lower 8 bits of the address of the MSC are written to the channel pointer.

Figure 23-41. Counter Mode



(3) Example of using counter mode

Here is an example of counting the number of edges input to external interrupt pin INTP5.

Figure 23-42. Counting Number of Edges

Remark The internal RAM addresses in the figure above are the values when the LOCATION 0H instruction is executed.

When the LOCATION 0FH instruction is executed, 0F0000H should be added to the values in the figure.

23.9 When Interrupt Requests and Macro Service Are Temporarily Held Pending

When the following instructions are executed, interrupt acknowledgement and macro service processing are temporarily held pending for 8 system clock cycles. However, software interrupts are not held pending.

ΕI

DΙ

BRK

BRKCS

RETCS

RETCSB !addr16

RETI

RETB

LOCATION 0H or LOCATION 0FH

POP PSW

POPU post

MOV PSWL, A

MOV PSWL, #byte

MOVG SP, #imm24

Write instruction and bit manipulation instruction (excluding BT and BF) to interrupt control registers^{Note}, MK0, MK1, IMC, ISPR, and SNMI

PSW bit manipulation instruction

(Excluding the BT PSWL.bit, \$addr20 instruction, BF PSWL.bit, \$addr20 instruction, BT PSWH.bit, \$addr20 instruction, BF PSWH.bit, \$addr20 instruction, SET1 CY instruction, NOT1 CY instruction, and CLR1 CY instruction)

Note Interrupt control registers: WDTIC, PIC0, PIC1, PIC2, PIC3, PIC4, PIC5, PIC6, CSIIC0, SERIC1, SRIC1, STIC1, SERIC2, SRIC2, STIC2, TMIC3, TMIC00, TMIC01, TMIC1, TMIC2, ADIC, TMIC5, TMIC6, TMIC7, TMIC8, WTIC, KRIC

Caution If problems are caused by a long pending period for interrupts and macro servicing when the corresponding instructions are used in succession, a time during which interrupts and macro service requests can be acknowledged should be provided by inserting an NOP instruction, etc., in the series of instructions.

23.10 Instructions Whose Execution Is Temporarily Suspended by Interrupt or Macro Service

Execution of the following instructions is temporarily suspended by an acknowledgeable interrupt request or macro service request, and the interrupt or macro service request is acknowledged. The suspended instruction is resumed after completion of the interrupt service program or macro service processing.

Temporarily suspended instructions:

MOVM, XCHM, MOVBK, XCHBK

CMPME, CMPMNE, CMPMC, CMPMNC

CMPBKE, CMPBKNE, CMPBKC, CMPBKNC


SACW

23.11 Interrupt and Macro Service Operation Timing

Interrupt requests are generated by hardware. The generated interrupt request sets (1) an interrupt request flag. When the interrupt request flag is set (1), a time of 8 clocks (0.64 μ s: fxx = 12.5 MHz) is taken to determine the priority, etc.

Following this, if acknowledgement of that interrupt or macro service is enabled, interrupt request acknowledgement processing is performed when the instruction being executed ends. If the instruction being executed is one which temporarily holds interrupts and macro service, the interrupt request is acknowledged after the following instruction (refer to 23.9 When Interrupt Requests and Macro Service Are Temporarily Held Pending for pending instructions).

Figure 23-43. Interrupt Request Generation and Acknowledgement (Unit: Clock = 1/fclk)



23.11.1 Interrupt acknowledge processing time

The time shown in Table 23-7 is required to acknowledge an interrupt request. After the time shown in this table has elapsed, execution of the interrupt processing program is started.

Table 23-7. Interrupt Acknowledge Processing Time

(Unit: Clock = 1/fclk)

| Vector Table | | | IRO | OM | | | EMEM | | | | | | | |
|------------------------|------|----------|---------|------|------|---------|------|------|---------|------|------|---------|--|--|
| Branch Destination | IF | ROM, PRA | M | | EMEM | | | PRAM | | ЕМЕМ | | | | |
| Stack | IRAM | PRAM | EMEM | IRAM | PRAM | EMEM | IRAM | PRAM | EMEM | IRAM | PRAM | EMEM | | |
| Vectored Interrupts | 26 | 29 | 37 + 4n | 27 | 30 | 38 + 4n | 30 | 33 | 41 + 4n | 31 | 34 | 42 + 4n | | |
| Context Switching | 22 | _ | _ | 23 | _ | _ | 22 | _ | _ | 23 | _ | _ | | |

Remarks 1. IROM: Internal ROM (with high-speed fetch specified)

PRAM: Peripheral RAM of internal RAM (only when LOCATION 0H instruction is executed in the case of branch destination)

IRAM: Internal high-speed RAM

EMEM: Internal ROM when external memory and high-speed fetch are not specified

- 2. n is the number of wait states per byte necessary for writing data to the stack (the number of wait states is the sum of the number of address wait states and the number of access wait states).
- 3. If the vector table is EMEM, and if wait states are inserted in reading the vector table, add 2 m to the value of the vectored interrupt in the above table, and add m to the value of context switching, where m is the number of wait states per byte necessary for reading the vector table.
- **4.** If the branch destination is EMEM and if wait states are inserted in reading the instruction at the branch destination, add that number of wait states.
- 5. If the stack is occupied by PRAM and if the value of the stack pointer (SP) is odd, add 4 to the value in the above table.
- **6.** The number of wait states is the sum of the number of address wait states and the number of access wait states.

23.11.2 Processing time of macro service

Macro service processing time differs depending on the type of the macro service, as shown in Table 23-8.

Table 23-8. Macro Service Processing Time

(Units: Clock = 1/fclk)

| Processi | ng Type of Macro Serv | ice | Data | Area |
|--------------|-----------------------|---------|------|--------|
| | | | IRAM | Others |
| Type A | SFR 	o memory | 1 byte | 24 | - |
| | | 2 bytes | 25 | 1 |
| | Memory → SFR | 1 byte | 24 | _ |
| | | 2 bytes | 26 | - |
| Туре В | SFR 	o memory | | 33 | 35 |
| | $Memory \to SFR$ | | 34 | 36 |
| Type C | | | 49 | 53 |
| Counter mode | MSC ≠ 0 | 17 | - | |
| | USC = 0 | | 25 | _ |

Remarks 1. IRAM: Internal high-speed RAM

- 2. In the following cases in the other data areas, add the number of clocks specified below.
 - If the data size is 2 bytes with IROM or PRAM, and the data is located at an odd address: 4 clocks
 - · If the data size is 1 byte with EMEM: number of wait states for data access
 - If the data size is 2 bytes with EMEM: 4 + 2n (where n is the number of wait states per byte)
- **3.** If MSC = 0 with type A, B, or C, add 1 clock.
- 4. With type C, add the following value depending on the function to be used and the status at that time.
 - · Ring control: 4 clocks. Adds 7 more clocks if the ring counter is 0 during ring control.

23.12 Restoring Interrupt Function to Initial State

If an inadvertent program loop or system error is detected by means of an operand error interrupt, the watchdog timer, NMI pin input, etc., the entire system must be restored to its initial state. In the μ PD784218A, interrupt acknowledgement related priority control is performed by hardware. This interrupt acknowledgement related hardware must also be restored to its initial state, otherwise subsequent interrupt acknowledgement control may not be performed normally.

A method of initializing interrupt acknowledegement related hardware in the program is shown below. The only way of performing initialization by hardware is by $\overline{\mathsf{RESET}}$ input.

Example MOVW MK0, #0FFFFH ; Mask all maskable interrupts

MOV MK1L, #0FFH

IRESL

CMP ISPR, #0 ; No interrupt service programs running?

BZ \$NEXT

MOVG SP, #RETVAL ; Forcibly change SP location

RETI ; Forcibly terminate running interrupt service program, return

address = IRESL

RETVAL:

DW LOWW (IRESL) ; Stack data to return to IRESL with RETI instruction

DB 0

DB HIGHW (IRESL) ; LOWW and HIGHW are assembler operators for calculating

lower 16 bits and higher 16 bits respectively of symbol

NEXT

• It is necessary to ensure that a non-maskable interrupt request is not generated via the NMI pin during execution of this program.

- After this, on-chip peripheral hardware initialization and interrupt control register initialization are performed.
- When interrupt control register initialization is performed, the interrupt request flags must be cleared (0).

23.13 Cautions

- (1) The in-service priority register (ISPR) is read-only. Writing to this register may result in misoperation.
- (2) The watchdog timer mode register (WDM) can only be written to with a dedicated instruction (MOV WDM, #byte).
- (3) The RETI instruction must not be used to return from a software interrupt caused by a BRK instruction. Use the RETB instruction.
- (4) The RETCS instruction must not be used to return from a software interrupt caused by a BRKCS instruction.

 Use the RETCSB instruction.
- (5) When a maskable interrupt is acknowledged by vectored interruption, the RETI instruction must be used to return from the interrupt. Subsequent interrupt related operations will not be performed normally if a different instruction is used.
- (6) The RETCS instruction must be used to return from a context switching interrupt. Subsequent interrupt related operations will not be performed normally if a different instruction is used.
- (7) Macro service requests are acknowledged and serviced even during execution of a non-maskable interrupt service program. If you do not want macro service processing to be performed during a non-maskable interrupt service program, you should manipulate the interrupt mask register in the non-maskable interrupt service program to prevent macro service generation.
- (8) The RETI instruction must be used to return from a non-maskable interrupt. Subsequent interrupt acknowledgement will not be performed normally if a different instruction is used. If you restart a program from the initial state after a non-maskable interrupt acknowledgement, refer to 23.12 Restoring Interrupt Function to Initial State.
- (9) Non-maskable interrupts are always acknowledged, except during non-maskable interrupt service program execution (except when a high non-maskable interrupt request is generated during execution of a low-priority non-maskable interrupt service program) and for a certain period after execution of the special instructions shown in 23.9. Therefore, a non-maskable interrupt will be acknowledged even when the stack pointer (SP) value is undefined, in particular after reset release, etc. In this case, depending on the value of the SP, it may happen that the program counter (PC) and program status word (PSW) are written to the address of a write-inhibited special function register (SFR) (refer to Table 3-6 in 3.9 Special Function Registers (SFRs)), and the CPU becomes deadlocked, or an unexpected signal output from a pin, or PC and PSW are written to an address is which RAM is not mounted, with the result that the return from the non-maskable interrupt service program is not performed normally and a runaway occurs.

Therefore, the program following $\overline{\text{RESET}}$ release must be as follows.

CSEG AT 0

DW STRT

CSEG BASE

STRT:

LOCATION 0FH: or LOCATION 0

MOVG SP, #imm24

(10) When the following instructions are executed, interrupt acknowledgement and macro service processing are held pending for 8 system clocks. However, software interrupts are not held pending.

ΕI

DI

BRK

BRKCS

RETCS

RETCSB !addr16

RETI

RETB

LOCATION 0H or LOCATION 0FH

POP PSW

POPU post

MOV PSWL, A

MOV PSWL, #byte

MOVG SP, #imm24

Write instruction and bit manipulation instruction to interrupt control registers^{Note}, MK0, MK1, IMC, ISPR, or SNM1 register (excluding BT, BF instructions)

PSW bit manipulation instructions (excluding BT PSWL.bit, \$addr20 instruction, BF PSWL.bit, \$addr20 instruction, BT PSWH.bit, \$addr20 instruction, BF PSWH.bit, \$addr20 instruction, SET1 CY instruction, NOT1 CY instruction, CLR1 CY instruction)

Note Interrupt control registers: WDTIC, PIC0, PIC1, PIC2, PIC3, PIC4, PIC5, PIC6, CSIIC0, SERIC1, SRIC1, STIC1, SERIC2, STIC2, TMIC3, TMIC00, TMIC01, TMIC1, TMIC2, ADIC, TMIC5, TMIC6, TMIC7, TMIC8, WTIC, KRIC

Caution If problems are caused by a long pending period for interrupts and macro servicing when the corresponding instructions are used in succession, a time at which interrupts and macro service requests can be acknowledged should be provided by inserting an NOP instruction, etc., in the series of instructions.

CHAPTER 24 LOCAL BUS INTERFACE FUNCTIONS

24.1 External Memory Expansion Function

The external memory expansion function connects external memory to the areas other than the internal ROM, RAM, and SFR.

The external memory expansion function has the following two modes.

- Multiplexed bus mode
- · Separate bus mode

(1) Multiplexed bus mode

A time-divided address/data bus is used to connect external memory. When external memory is connected, the number of ports used can be reduced.

When external memory is connected, ports 4 to 6 are used. Ports 4 to 6 control the address/data, read/write strobe, wait signal, and address strobe.

Table 24-1. Pin Functions in Multiplexed Bus Mode

| Pin Fu | unctions in Multiplexed Bus Mode | Alternate | | | | | | |
|------------|----------------------------------|------------|--|--|--|--|--|--|
| Name | me Function | | | | | | | |
| AD0 to AD7 | Multiplexed address/data bus | P40 to P47 | | | | | | |
| A8 to A15 | Middle address bus | P50 to P57 | | | | | | |
| A16 to A19 | High address bus | P60 to P63 | | | | | | |
| RD | Read strobe | P64 | | | | | | |
| WR | Write strobe | P65 | | | | | | |
| WAIT | Wait signal | P66 | | | | | | |
| ASTB | Address strobe | P67 | | | | | | |

Table 24-2. Pin States in Ports 4 to 6 in Multiplexed Bus Mode

| Port | Port 4 | | | | Poi | t 5 | | | | Port 6 | | | | | | | |
|----------------------------------|--------------|---------|-------|------|-----|-----|---|--------------|---|--------|-------|--------------------|---|--------------------|-----|---|---|
| External Expansion Mode | 0 to 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| Single-chip mode | e Port | | | Port | | | | | | Port | | | | | | | |
| 256 KB expansion mode | Address/data | Address | | | | | | Address Port | | | t | RD, WR, WAIT, ASTB | | | STB | | |
| 1 MB expansion mode Address/data | | Add | dress | | | | | | | Add | dress | | | RD, WR, WAIT, ASTB | | | |

Caution When the external wait function is not used, the $\overline{\text{WAIT}}$ pin can be used as the port in all of the modes.

(2) Separate bus mode

An independent address bus and data bus are used to connect external memory. Since an external latch circuit is not used, this mode is useful in reducing the number of parts and the mounting area.

Ports 4, 5, 6, and 8 are used to connect to the external memory. Ports 4, 5, 6, and 8 control the address/data, read/write strobe, and wait signal.

Table 24-3. Pin Functions in Separate Bus Mode

| Pin Fu | nctions in Separate Bus Mode | Alternate |
|------------|------------------------------|------------|
| Name | Function | Functions |
| AD0 to AD7 | Data bus | P40 to P47 |
| A0 to A7 | Low address bus | P80 to P87 |
| A8 to A15 | Middle address bus | P50 to P57 |
| A16 to A19 | High address bus | P60 to P63 |
| RD | Read strobe | P64 |
| WR | Write strobe | P65 |
| WAIT | Wait signal | P66 |

Caution

In the separate bus mode, the address strobe does not have to be used. However, the address strobe is output from pin ASTB/P67. See Figures 24-10 to 24-13 for the output timing.

Table 24-4. Pin States of Ports 4, 5, 6, and 8 in Separate Bus Mode

| Port | Port 4 | | | | Po | rt 8 | | | | | | | Ро | rt 5 | | | | | | | Ро | rt 6 | | | |
|-------------------------|--------|-----|------|----|----|------|---|---|---|-----|------|---|----|------|---|---|---|-----|-------|-----|----|------|------|---|----|
| External Expansion Mode | 0 to 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| Single-chip mode | Port | Por | t | | | | | | | Por | t | | | | | | | Ро | rt | | | | | | |
| 256 KB expansion mode | Data | Add | dres | ss | | | | | | Add | lres | 5 | | | | | | Ado | Iress | Por | t | | , WF | , | В) |
| 1 MB expansion mode | Data | Add | dres | ss | | | | | | Add | dres | s | | | | | | Ad | dres | ss | | | , WF | , | В) |

Cautions 1. When the external wait function is not used, the $\overline{\text{WAIT}}$ pin can be used as a port in all of the modes.

2. In the separate bus mode, the address strobe does not have to be used. However, the address strobe is output from the pin ASTB/P67. See Figures 24-10 to 24-13 for the output timing.

24.2 Control Registers

(1) Memory expansion mode register (MM)

MM is an 8-bit register that controls the external expanded memory, sets the number of address waits, and controls the internal fetch cycle.

MM can be read or written by a 1-bit or 8-bit memory manipulation instruction. Figure 24-1 shows the MM format. RESET input sets MM to 20H.

Figure 24-1. Memory Expansion Mode Register (MM) Format

Address: 0FFC4H After reset: 20H R/W Symbol 7 6 5 2 4 3 1 0 MM**IFCH** 0 AW 0 ММЗ MM2 MM1 MM0

| IFCH | Internal ROM fetch |
|------|--|
| 0 | Fetch at the same speed as from external memory. All of the wait control settings are valid. |
| 1 | High-speed fetch The wait control settings are invalid. |

| AW | Address wait setting |
|----|--|
| 0 | An address wait is not inserted. |
| 1 | A one-clock address wait is inserted in the address output timing. |

| ММЗ | MM2 | MM1 | MM0 | Mode | Port 4 (P40 to P47) | Port 5 (P50 to P57) | P60 t | o P63 | P64 | P65 | P66 |
|-------------------------------------|-----|-----|-----|-----------------------|------------------------|------------------------|-------------|-------|-----|-----|------|
| 0 | 0 | 0 | 0 | Single-chip mode | Port | | | | | | |
| 1 | 0 | 0 | 0 | 256 KB expansion mode | AD0 to AD7 | A8 to A15 | A16, A17 | Port | RD | WR | ASTB |
| 1 | 0 | 0 | 1 | 1 MB expansion mode | | | A16 to | A19 | | | |
| Other than above Setting prohibited | | | | | | | | | | | |

(2) External bus type selection register (EBTS)

EBTS is an 8-bit register that sets the operating mode of the external memory expansion function. When the multiplexed bus mode is selected, the P80/A0 to P87/A7 pins can be used as an I/O port.

EBTS is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets EBTS to 00H.

Figure 24-2. External Bus Type Selection Register (EBTS) Format

| Address: 0 | FF8CH After | reset: 00H | R/W | | | | | |
|------------|-------------|------------|-----|---|---|---|---|-------|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EBTS | 0 | 0 | 0 | 0 | 0 | 0 | 0 | EBTS0 |

| EBTS0 | Selection of operating mode of external memory expansion function |
|-------|---|
| 0 | Multiplexed bus mode |
| 1 | Separate bus mode |

(3) Programmable wait control register (PWC1)

PWC1 is an 8-bit register that sets the number of waits.

The insertion of wait cycles is controlled by PWC1 over the entire space.

PWC1 can be read and written by a 1-bit or 8-bit manipulation instruction.

RESET input sets PWC1 to AAH.

Figure 24-3. Programmable Wait Control Register (PWC1) Format

| Address: 0 | FFC7H Afte | r reset: AAH | R/W | | | | | |
|------------|------------|--------------|-----|---|---|---|------|------|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PWC1 | × | × | × | × | × | × | PW01 | PW00 |


| PW01 | PW00 | Insertion wait cycles | Data access cycles, fetch cycles |
|------|------|--|-------------------------------------|
| 0 | 0 | 0 | 3 |
| 0 | 1 | 1 | 4 |
| 1 | 0 | 2 | 5 |
| 1 | 1 | Low level period that is input at the WAIT pin | _ |

Remarks 1. The insertion of wait cycles is controlled by the entire address space (except for the peripheral RAM area).


2. ×: don't care

Caution Note that the configuration of the registers used for wait control of the in-circuit emulator differs as follows. If an external wait cycle is set in the internal ROM area, the CPU is deadlocked. The deadlock status can be cleared only by reset input.

(a) Programmable wait control register 1 (PWC1) of in-circuit emulator



(b) Programmable wait control register 2 (PWC2) of in-circuit emulator



Remark Insertion of wait cycles is controlled on the entire address space (except the peripheral RAM area).

24.3 Memory Map for External Memory Expansion

Figures 24-4 to 24-8 show the memory map during memory expansion. Even during memory expansion, an external device at the same address as the internal ROM area, internal RAM area, or SFR area (except for the external SFR area (0FFD0H to 0FFDFH)) cannot be accessed. If these areas are accessed, the memory and SFR in μ PD784218A are accessed with priority, and the ASTB, $\overline{\text{RD}}$, and $\overline{\text{WD}}$ signals are not output (remaining at the inactive level). The output level of the address bus remains at the previous output level. The output of the address/data bus has a high impedance.

Except in the 1 MB expansion mode, an address for external output is output in the state that masked the high order side of the address set by the program.

<Example 1>

When address 54321H is accessed in the program in the 256 KB expansion mode, the address that is output becomes 14321H.

<Example 2>

When address 67821H is accessed in the program in the 256 KB expansion mode, the address that is output becomes 27821H.

Figure 24-4. μ PD784214A Memory Map (1/2)

(a) When executing the LOCATION 0H instruction

| FFFFFH | | Exterr | nal memory ^{Note 1} | External memory |
|--------------------|------------------|----------|------------------------------|-----------------------------------|
| 17FFFH 10000H | Internal ROM | In | ternal ROM | Internal ROM |
| 0FFFFH | SFR | | SFR | SFR |
| OFFEOH | | | Note 2 | External memory ^{Note 2} |
| 0FFCFH | SFR | | SFR | SFR |
| 0F100H | Internal RAM | In | ternal RAM | Internal RAM |
| 00000Н | Internal ROM | In | ternal ROM | Internal ROM |
| | Single-chip mode | 256 KB (| expansion mode | 1 MB expansion mode |

Notes 1. Area having any expansion size in the unshaded parts

Figure 24-4. μ PD784214A Memory Map (2/2)

(b) When executing the LOCATION 0FH instruction

| FFFFFH FFFE0H | SFR | SFR | SFR |
|--------------------|------------------|-----------------------|-----------------------------------|
| | | Note 2 | External memory ^{Note 2} |
| FFFCFH | SFR | SFR | SFR |
| FF100H | Internal RAM | Internal RAM | Internal RAM |
| | | External memoryNote 1 | External memory |
| 17FFFH | Internal ROM | Internal ROM | Internal ROM |
| | Single-chip mode | 256 KB expansion mode | 1 MB expansion mode |

Notes 1. Area having any expansion size in the unshaded parts

Figure 24-5. μ PD784215A Memory Map (1/2)

(a) When executing the LOCATION 0H instruction

| FFFFFH | | | | |
|------------------|----------------------------|-----------------------------------|--|-----------------------------------|
| | | External memory ^{Note 1} | | External memory |
| | | | | |
| 1FFFFH 10000H | Internal ROM | Internal ROM | | Internal ROM |
| 0FFFFH 0FFE0H | SFR | SFR | | SFR |
| | | Note 2 | | External memory ^{Note 2} |
| 0FFCFH | SFR | SFR | | SFR |
| 0EB00H | | | | |
| OEBOOH | Internal RAM | Internal RAM | | Internal RAM |
| 00000H | Internal HAM Internal ROM | Internal RAM Internal ROM | | Internal RAM Internal ROM |

Notes 1. Area having any expansion size in the unshaded parts

Figure 24-5. μ PD784215A Memory Map (2/2)

(b) When executing the LOCATION 0FH instruction

| FEFFEH - | | | |
|---------------|------------------|-----------------------------------|-----------------------------------|
| FFFE0H | SFR | SFR | SFR |
| | | Note 2 | External memory ^{Note 2} |
| FFFCFH | SFR | SFR | SFR |
| FEB00H | Internal RAM | Internal RAM | Internal RAM |
| | | External memory ^{Note 1} | External memory |
| 1FFFFH 00000H | Internal ROM | Internal ROM | Internal ROM |
| | Single-chip mode | 256 KB expansion mode | 1 MB expansion mode |

Notes 1. Area having any expansion size in the unshaded parts

Figure 24-6. μ PD784216A Memory Map (1/2)

(a) When executing the LOCATION 0H instruction

| FFFFFH | | External memory ^{Note} | 1 External memory |
|------------------|------------------|---------------------------------|-----------------------------------|
| 1FFFFH | Internal ROM | Internal ROM | Internal ROM |
| 10000H 0FFFFH | miomar nom | intomar now | Internal News |
| 0FFE0H | SFR | SFR | SFR |
| | | Note 2 | External memory ^{Note 2} |
| 0FFCFH | SFR | SFR | SFR |
| 0DF00H | Internal RAM | Internal RAM | Internal RAM |
| 00000Н | Internal ROM | Internal ROM | Internal ROM |
| | Single-chip mode | 256 KB expansion mo | de 1 MB expansion mode |

Notes 1. Area having any expansion size in the unshaded parts

Figure 24-6. μ PD784216A Memory Map (2/2)

(b) When executing the LOCATION 0FH instruction

| FFFFFH = | | | | |
|---------------|------------------|-----------------------------------|---|-----------------------------------|
| | SFR | SFR | | SFR |
| FFFE0H ┗ | | Note 2 | | External memory ^{Note 2} |
| FFFCFH | SFR | SFR | | SFR |
| FDF00H | Internal RAM | Internal RAM | | Internal RAM |
| | | External memory ^{Note 1} | | External memory |
| 1FFFFH 00000H | Internal ROM | Internal ROM | | Internal ROM |
| | Single-chip mode | 256 KB expansion mode |) | 1 MB expansion mode |

Notes 1. Area having any expansion size in the unshaded parts

Figure 24-7. μ PD784217A Memory Map (1/2)

(a) When executing the LOCATION 0H instruction

| FEEEE. | | | | |
|---------------|------------------|----|-----------------------------------|-----------------------|
| FFFFFH | | - | External memory ^{Note 1} | External memory |
| 2FFFFH 10000H | Internal ROM | | Internal ROM | Internal ROM |
| 0FFFFH | SFR | | SFR | SFR |
| OFFEOH | | | Note 2 | External memoryNote 2 |
| 0FFCFH | SFR | | SFR | SFR |
| 0CD00H | Internal RAM | | Internal RAM | Internal RAM |
| 00000Н | Internal ROM | | Internal ROM | Internal ROM |
| | Single-chip mode | 25 | 66 KB expansion mode | 1 MB expansion mode |

Notes 1. Area having any expansion size in the unshaded parts

Figure 24-7. μ PD784217A Memory Map (2/2)

(b) When executing the LOCATION 0FH instruction

| FFFFFH FFFE0H | SFR | SFR | SFR Note 2 |
|--------------------|------------------|-----------------------|-----------------------|
| FFFCFH | 055 | Note 2 | External memoryNote 2 |
| | SFR | SFR | SFR |
| FCD00H | Internal RAM | Internal RAM | Internal RAM |
| | | External memoryNote 1 | External memory |
| 2FFFFH | Internal ROM | Internal ROM | Internal ROM |
| | Single-chip mode | 256 KB expansion mode | 1 MB expansion mode |

Notes 1. Area having any expansion size in the unshaded parts

Figure 24-8. μ PD784218A Memory Map (1/2)

(a) When executing the LOCATION 0H instruction

| FFFFFH | | | |
|------------------|------------------|-----------------------------------|-----------------------------------|
| | | External memory ^{Note 1} | External memory |
| | | | |
| 3FFFFH 10000H | Internal ROM | Internal ROM | Internal ROM |
| 0FFFFH 0FFE0H | SFR | SFR | SFR |
| | | Note 2 | External memory ^{Note 2} |
| 0FFCFH | SFR | SFR | SFR |
| 0CD00H | Internal RAM | Internal RAM | Internal RAM |
| 00000Н | Internal ROM | Internal ROM | Internal ROM |
| 3000011 | Single-chip mode | 256 KB expansion mode | 1 MB expansion mode |

Notes 1. Area having any expansion size in the unshaded parts

Figure 24-8. μ PD784218A Memory Map (2/2)

(b) When executing the LOCATION 0FH instruction

| FFFFFH - | | | |
|---------------|------------------|-----------------------------------|-----------------------------------|
| FFFE0H | SFR | SFR | SFR |
| | | Note 2 | External memory ^{Note 2} |
| FFFCFH | SFR | SFR | SFR |
| FCD00H | Internal RAM | Internal RAM | Internal RAM |
| | | External memory ^{Note 1} | External memory |
| 3FFFFH 00000H | Internal ROM | Internal ROM | Internal ROM |
| | Single-chip mode | 256 KB expansion mode | 1 MB expansion mode |

 $\textbf{Notes 1.} \ \ \text{Area having any expansion size in the unshaded parts}$

24.4 Timing of External Memory Expansion Functions

24.4.1 Multiplexed bus mode timing

Next, the timing control signal output pins in the multiplexed bus mode are described below.

(1) RD pin (shared by: P64)

This pin outputs the read strobe during an instruction fetch or a data access from external memory. During an internal memory access, the read strobe is not output (held at the high level)

(2) WR pin (shared by: P65)

This pin outputs the write strobe during a data access to external memory.

During an internal memory access, the write strobe is not output (held at the high level).

(3) WAIT pin (shared by: P66)

This pin inputs the external wait signal.

When the external wait is not used, \overline{WAIT} pin can be used as an I/O port.

During an internal memory access, the external wait signal is ignored.

(4) ASTB pin (shared by: P67)

This pin always outputs the address strobe in any instruction fetch or data access from external memory. During an internal memory access, the address strobe is not output (keeps low level).


(5) AD0 to AD7, A8 to A15, A16 to A19 pins (shared by: P40 to P47, P50 to P57, P60 to P63)

These pins output the address and data signals. When an instruction is fetched or data is accessed from external memory, valid signals are output or input.


During an internal memory access, the signals do not change.

Figures 24-9 to 24-12 are the timing charts.

Figure 24-9. Instruction Fetch from External Memory in Multiplexed Bus Mode



(b) Setting 1 wait cycle (PW01, PW00 = 0, 1)








Figure 24-10. Read Timing for External Memory in Multiplexed Bus Mode



(b) Setting 1 wait cycle (PW01, PW00 = 0, 1)








Figure 24-11. Write Timing for External Memory in Multiplexed Bus Mode



(b) Setting 1 wait cycle (PW01, PW00 = 0, 1)









Figure 24-12. Read Modify Write Timing for External Memory in Multiplexed Bus Mode



(b) Setting 1 wait cycle (PW01, PW00 = 0, 1)





24.4.2 Separate bus mode timing

The timing control signal output pins in the separate bus mode are described next.

(1) RD pin (shared by: P64)

This pin outputs the read strobe during an instruction fetch or a data access from external memory. During an internal memory access, the read strobe signal is not output (held at the high level).

(2) WR pin (shared by: P65)

This pin outputs the write strobe during a data access to external memory.

During an internal memory access, the write strobe is not output (held at the high level).

(3) WAIT pin (shared by: P66)

This pin inputs the external wait signal.

When external waits are not used, the WAIT pin can be used as an I/O port.

During an internal memory access, the external wait signal is ignored.

(4) AD0 to AD7, A0 to A7, A8 to A15, A16 to A19 pins (shared by: P40 to P47, P80 to P87, P50 to P57, P60 to P63)


These pins output the address and data signals. During a instruction fetch or a data access from external memory, valid signals are output or input.

The signals of the AD0 to AD7, A8 to A15, and A16 to A19 pins do not change while the internal memory is being accessed. The A0 to A7 pins output the status of the internal bus when the internal memory is accessed.


Figures 24-13 to 24-16 are the timing charts.

Caution In the separate bus mode, the address strobe does not have to be used. However, the address strobe is output from pin ASTB/P67. See Figures 24-13 to 24-16 for the output timing.

Figure 24-13. Instruction Fetch from External Memory in Separate Bus Mode



(b) Setting 1 wait cycle (PW01, PW00 = 0, 1)



(c) Setting an external wait (PW01, PW00 = 1, 1)






Figure 24-14. Read Timing for External Memory in Separate Bus Mode







(c) Setting an external wait (PW01, PW00 = 1, 1)






Figure 24-15. Write Timing for External Memory in Separate Bus Mode



(b) Setting 1 wait cycle (PW01, PW00 = 0, 1)



(c) Setting an external wait (PW01, PW00 = 1, 1)







Figure 24-16. Read Modify Write Timing for External Memory in Separate Bus Mode







(c) Setting an external wait (PW01, PW00 = 1, 1)



24.5 Wait Functions

If slow memory and I/O are connected externally to the μ PD784218A, waits can be inserted in the external memory access cycle.


During the wait cycle, there is an address wait to guarantee the address decoding time and an access wait to guarantee the access time.

24.5.1 Address wait

An address wait guarantees the address decoding time. By setting the AW bit in the memory expansion mode register (MM) to 1, an address wait is inserted into the entire memory access time Note . When the address wait is inserted, the high level period of the ASTB signal is lengthened by one system clock (80 ns, fxx = 12.5 MHz).

Note This excludes the internal RAM, internal SFR, and internal ROM during a high-speed fetch. When the internal ROM access is set to have the same cycle as an external ROM access, an address wait is inserted during an internal ROM access.

Figure 24-17. Read/Write Timing by Address Wait Function (1/3)



Note fxx: Main system clock frequency. This signal is only in the μ PD784218A.

Figure 24-17. Read/Write Timing by Address Wait Function (2/3)

(b) Read timing when an address wait is inserted






Figure 24-17. Read/Write Timing by Address Wait Function (3/3)

(c) Write timing when an address wait is not inserted



(d) Write timing when an address wait is inserted



24.5.2 Access wait

An access wait is inserted during low \overline{RD} and \overline{WR} signals. The low level is lengthened by 1/fxx (80 ns, fxx = 12.5 MHz) per cycle.

The wait insertion methods are the programmable wait function that automatically inserts a preset number of cycles and the external wait function that is controlled from the outside by the wait signal.

Wait cycle insertion control is set by the programmable wait control register (PWC1) for the 1 MB memory space. If an internal ROM or internal RAM is accessed during a high-speed fetch, a wait is not inserted. If accessing an internal SFR, a wait is inserted based on required timing unrelated to this setting.


If set so that an access has the same number of cycles as for an external ROM, a wait is also inserted in an internal ROM access in accordance with the PWC1 setting.

If there is space that was externally selected to be controlled by the wait signal by PWC1, pin P66 acts as the WAIT signal input pin. RESET input makes pin P66 act as an ordinary I/O port.


Figures 24-18 to 24-20 show the bus timing when an access wait is inserted.

Figure 24-18. Read Timing by Access Wait Function (1/2)

(a) Setting 0 wait cycles (PW01, PW00 = 0, 0)



(b) Setting 1 wait cycle (PW01, PW00 = 0, 1)



Note fxx: Main system clock frequency. This signal is only in the μ PD784218A.

Figure 24-18. Read Timing by Access Wait Function (2/2)

(c) Setting 2 wait cycles (PW01, PW00 = 1, 0)





Figure 24-19. Write Timing by Access Wait Function (1/2)

(a) Setting 0 wait cycles (PW01, PW00 = 0, 0)



(b) Setting 1 wait cycle (PW01, PW00 = 0, 1)




Figure 24-19. Write Timing by Access Wait Function (2/2)







Figure 24-20. Timing by External Wait Signal





24.6 External Access Status Output Function (μPD784218A, 784218AY Subseries Only)

24.6.1 Overview

The external access status signal is output from the P37/EXA pin. This signal is output at the moment of external access when use of the external bus interface function has been enabled. This signal detected the external access status of other devices connected to the external bus, prohibits other devices from outputting data to the external bus, and enables reception.

24.6.2 Configuration of external access status output function

External access control signal

EXA signal generator

EXA signal generator

EXAE register
(EXAE)

External access status output circuit (EXA)

P37 port

Figure 24-21. Configuration of External Access Status Output Function

24.6.3 External access status enable register

The external access status enable register (EXAE) controls the EXA signal output indicated during external access. EXAE are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets EXAE to 00H.

Figure 24-22. External Access Status Enable Register (EXAE) Format


| Address: 0 | Address: 0FF8DH After reset: 00H | | | | | | | |
|------------|----------------------------------|---|---|---|---|---|---|-------|
| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EXAE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | EXAE0 |

| EXAE0 | P37 function |
|-------|--|
| 0 | Port function |
| 1 | External access status output function |


24.6.4 External access status signal timing

A timing chart for the P37/EXA and external bus interface pin is shown below. The EXA signal is set at low active, and indicates the external access status when at "0".


(a) Data fetch timing



(b) Data read timing



(c) Data write timing



24.6.5 EXA pin status during each mode

P37/EXA pin status during each mode is shown in Table 24-5.


Table 24-5. P37/EXA Pin Status During Each Mode

| Mode | P37/EXA Functions |
|-------------------------|---|
| After reset | Hi-Z |
| After reset is released | Hi-Z immediately after the reset is released (input mode, PM37 = 1) Port operations when EXAE = 00H with PM37 = 0 EXA signal output enabled when EXAE = 01H with PM37 and P37 = 0 |
| When in the HALT mode | Hold |
| When in the IDLE mode | Hi-Z |
| When in the STOP mode | Hi-Z |


24.7 External Memory Connection Example

Figure 24-23. Example of Local Bus Interface

(a) Multiplexed bus mode



(b) Separate bus mode



CHAPTER 25 STANDBY FUNCTION

25.1 Configuration and Function

The μ PD784218A has a standby function that can decrease the system's power consumption. The standby function has the following six modes.

Table 25-1. Standby Function Modes


| HALT mode | Stops the CPU operating clock. The average power consumption can be reduced by intermittent operation during normal operation. |
|---------------------------------|---|
| STOP mode | Stops the main system clock. All of the operations in the chip are stopped, and the extremely low power consumption state of only a leakage current is entered. |
| IDLE mode | In this mode, the oscillator continues operating while the rest of the system stops. Normal program operation can return to power consumption near that of the STOP mode and for the same time as the HALT mode. |
| Low power consumption mode | The subsystem clock is used as the system clock, and the main system clock is stopped. Since reduced power consumption is designed, the CPU can operate with the subsystem clock. |
| Low power consumption HALT mode | The CPU operating clock is stopped by the standby function in the low power consumption mode. Power consumption for the entire system is decreased. |
| Low power consumption IDLE mode | The oscillator continues operating while the rest of the system is stopped by the standby function in the low power consumption mode. Power consumption for the entire system is decreased. |

These modes are programmable.

Macro service can be started from the HALT mode and the low power consumption HALT mode. After macro service execution, the device is returned to the HALT mode.

Figure 25-1 shows the standby function state transitions.

Figure 25-1. Standby Function State Transitions



- Notes 1. Only unmasked interrupt requests
 - 2. When INTP0 to INTP6 and watch timer interrupt (INTWT) are not masked

Remark NMI is only valid with external input. The watchdog timer cannot be used for the release of Standby (HALT mode/STOP mode/IDLE mode.)

25.2 Control Registers

(1) Standby control register (STBC)

The STBC register sets the STOP mode and selects the internal system clock.

To prevent the standby mode from accidentally being entered due to a runaway program, this register can only be written by a special instruction. This special instruction is MOV STBC, #byte which has a special code structure (4 bytes). This register can only be written when the third and fourth byte op codes are mutual 1's complements. If the third and fourth byte op codes are not mutual 1's complements, the register is not written and an operand error interrupt is generated. In this case, the return address that is saved on the stack is the address of the instruction that caused the error. Therefore, the address that caused the error can be determined from the return address saved on the stack.

If the RETB instruction is used to simply return from an operand error, an infinite loop occurs.

Since an operand error interrupt is generated only when the program runs wild (only the correct instruction is generated when MOV STBC, #byte is specified in RA78K4 NEC Electronics assembler), make the program initialize the system.

Other write instructions (i.e., MOV STBC, A; STBC, #byte; and SET1 STBC.7) are ignored and nothing happens. In other words, STBC is not written, and an interrupt, such as an operand error interrupt, is not generated. STBC can always be read by a data transfer instruction.

RESET input sets STBC to 30H.

Figure 25-2 shows the STBC format.

Figure 25-2. Standby Control Register (STBC) Format

Address: 0FFC0H After reset: 30H R/W Symbol 7 6 5 4 3 2 0 1 STBC SBK CK2 CK1 CK0 0 MCK STP HLT

| SBK | Oscillation control for subsystem clock |
|-----|---|
| 0 | Oscillator operation (Use internal feedback resistors.) |
| 1 | Oscillator stop (Do not use internal feedback resistors.) |

| CK2 | CK1 | CK0 | CPU clock selection |
|-----|-----|-----|---------------------|
| 0 | 0 | 0 | fxx |
| 0 | 0 | 1 | fxx/2 |
| 0 | 1 | 0 | fxx/4 |
| 0 | 1 | 1 | fxx/8 |
| 1 | 1 | 1 | fxt (recommended) |
| 1 | × | × | fxт |

| MCK | Main system clock oscillation control |
|-----|---|
| 0 | Oscillator operation (Use internal feedback resistors.) |
| 1 | Oscillator stop (Do not use internal feedback resistors.) |

| STP | HLT | Operation setting flag |
|-----|-----|--|
| 0 | 0 | Normal operating mode |
| 0 | 1 | HALT mode (automatically cleared when the HALT mode is released) |
| 1 | 0 | STOP mode (automatically cleared when the STOP mode is released) |
| 1 | 1 | IDLE mode (automatically cleared when the IDLE mode is released) |

- Cautions 1. If the STOP mode is used when an external clock is input, set the STOP mode after setting bit EXTC in the oscillation stabilization time specification register (OSTS) to 1. Using the STOP mode in the state where bit EXTC of OSTS is cleared while the external clock is input may destroy the μ PD784218A or reduce reliability. When the EXTC bit of OSTS is set to 1, always input at pin X2 the clock that has the inverse phase of the clock input at pin X1.
 - 2. Execute three NOP instructions after the standby instruction (after releasing the standby). If this is not done, when the execution of a standby instruction competes with an interrupt request, the standby instruction is not executed, and interrupts are acknowledged after executing multiple instructions that follow a standby instruction. The instruction that is executed before acknowledging the interrupt starts executing within a maximum of six clocks after the standby instruction is executed.

Example MOV STBC, #byte

NOP

NOP

NOP

3. When CK2 = 0, even if MCK = 1, the oscillation of the main system clock does not stop (refer to 4.5.1 Main system clock operations).

Remarks 1. fxx: Main system clock frequency (fx or fx/2)

fx: Main system clock oscillation frequency

fxt: Subsystem clock oscillation frequency

2. ×: don't care

(2) Clock status register (PCS)

PCS is a read-only 8-bit register that shows the operating state of the CPU clock. When bits 2, and 4 to 7 in PCS are read, the corresponding bits in the standby control register (STBC) can be read.

PCS is read by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PCS to 32H.

Figure 25-3. Clock Status Register (PCS) Format

Address: 0FFCEH After reset: 32H R

Symbol 7 6 5 4 3 2 1

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 PCS
 SBK
 CK2
 CK1
 CK0
 0
 MCK
 1
 CST

| SBK | Feedback resistor state for subsystem clock |
|-----|---|
| 0 | Use internal feedback resistors. |
| 1 | Do not use internal feedback resistors. |

| CK2 | CK1 | CK0 | CPU clock operating frequency |
|-----|-----|-----|-------------------------------|
| 0 | 0 | 0 | fxx |
| 0 | 0 | 1 | fxx/2 |
| 0 | 1 | 0 | fxx/4 |
| 0 | 1 | 1 | fxx/8 |
| 1 | 1 | 1 | fxt (recommended) |
| 1 | × | × | fxт |

| MCK | Main System clock oscillation control |
|-----|---------------------------------------|
| 0 | Oscillator operation. |
| 1 | Oscillator stop. |

| CST | CPU clock state | |
|-----|-----------------------------|--|
| 0 | Main system clock operation | |
| 1 | Subsystem clock operation | |

Caution Bit 1 of the clock status register (PCS) of the device is fixed to 1, but is fixed to 0 in the incircuit emulator. Keep this in mind when using the in-circuit emulator.

Remark x: don't care

(3) Oscillation stabilization time specification register (OSTS)

The OSTS register sets the oscillator operation and the oscillation stabilization time when the STOP mode is released. Whether a crystal/ceramic resonator or an external clock will be used is set in the EXTC bit of OSTS. If only the EXTC bit is set to 1, the STOP mode can also be set when the external clock is input.

Bits OSTS0 to OSTS2 in OSTS select the oscillation stabilization time when the STOP mode is released. Generally, select an oscillation stabilization time of at least 40 ms when using a crystal resonator and at least 4 ms when using a ceramic resonator.

The time until the stabilization oscillation is affected by the crystal/ceramic resonator that is used and the capacitance of the connected capacitor. Therefore, if you want a short oscillation stabilization time, consult the manufacturer of the crystal/ceramic resonator.

OSTS is set by a 1-bit or 8-bit transfer instruction.

RESET input sets OSTS to 00H.

Figure 25-4 shows the OSTS format.

Figure 25-4. Oscillation Stabilization Time Specification Register (OSTS) Format

Address: 0FFCFH After reset: 00H R/W Symbol 7 6 5 4 3 2 1 0 OSTS **EXTC** OSTS1 OSTS0 0 0 0 0 OSTS2

| EXTC | External clock selection | | | | | |
|------|---------------------------------|--|--|--|--|--|
| 0 | Use crystal/ceramic oscillation | | | | | |
| 1 | Use an external clock | | | | | |

| EXTC | OSTS2 | OSTS1 | OSTS0 | Oscillation stabilization time selection |
|------|-------|-------|-------|--|
| 0 | 0 | 0 | 0 | 2 ¹⁹ /fxx (42.0 ms) |
| 0 | 0 | 0 | 1 | 2 ¹⁸ /fxx (21.0 ms) |
| 0 | 0 | 1 | 0 | 2 ¹⁷ /fxx (10.5 ms) |
| 0 | 0 | 1 | 1 | 2 ¹⁶ /fxx (5.3 ms) |
| 0 | 1 | 0 | 0 | 2 ¹⁵ /fxx (2.6 ms) |
| 0 | 1 | 0 | 1 | 2 ¹⁴ /fxx (1.3 ms) |
| 0 | 1 | 1 | 0 | 2 ¹³ /fxx (0.7 ms) |
| 0 | 1 | 1 | 1 | 2 ¹² /fxx (0.4 ms) |
| 1 | × | × | × | 512/fxx (41.0 μs) |

- Cautions 1. When using crystal/ceramic oscillation, always clear the EXTC bit to 0. When the EXTC bit is set to 1, oscillation stops.
 - 2. If the STOP mode is used when an external clock is input, always set the EXTC bit to 1 and then set the STOP mode. Using the STOP mode in the state where the EXTC bit is cleared while the external clock is input may destroy the μ PD784218A or reduce reliability.
 - 3. When the EXTC bit is set to 1 when an external clock is input, input to pin X2 a clock that has the inverse phase of the clock input to pin X1. If the EXTC bit is set to 1, the μ PD784218A only operates with the clock that is input to the X2 pin.

Remarks 1. Figures in parentheses apply to operation with fxx = 12.5 MHz.

2. ×: don't care

25.3 HALT Mode

25.3.1 Settings and operating states of HALT mode

The HALT mode is set by setting the HLT bit in standby control register (STBC) to 1.

STBC can be written in with 8-bit data by a special instruction. Therefore, the HALT mode is specified by the MOV STBC, #byte instruction.

When enable interrupts is set (IE flag in PSW is set to 1), specify three NOP instructions after the HALT mode setting instruction (after the HALT mode is released). If this is not done, after the HALT mode is released, multiple instructions may execute before interrupts are acknowledged. Unfortunately, the order relationship between the interrupt process and instruction execution changes. Since problems caused by the changes in the execution order are prevented, the measures described earlier are required.

The system clock when setting can be set to either the main system clock or the subsystem clock.

The operating states in the HALT mode are described next.

Table 25-2. Operating States in HALT Mode

| HALT Mode Setting | | HALT Mode Setting During Main System Clock Operation | | HALT Mode Setting During Subsystem Clock Operation | | | |
|---------------------------|---------------------------|---|---------------------------|---|--|--|--|
| Item | | No Subsystem Clock Note 1 | Subsystem Clock Note 2 | When the Main System Clock Continues Oscillating | When the Main System Clock Stops Oscillating | | |
| Clock oscillator | | Both the main system clock and subsystem clock can oscillate. The clock supply to the CPU stops. | | | | | |
| CPU | | Operation disabled | | | | | |
| Port (output latch) | | Holds the state before | e the HALT mode is se | et. | | | |
| 16-bit timer/counter | | Operation enabled | | | Operation enabled when the watch timer output is selected as the count clock (Select fxT as the count clock of the watch timer.) | | |
| 8-bit timer/counters | 8-bit timer/counters 1, 2 | | Operation enabled | | | | |
| 8-bit timer/counters | 8-bit timer/counters 5, 6 | | Operation enabled | | | | |
| 8-bit timer/counters 7, 8 | | Operation enabled | | | Operation enabled when TI7 and TI8 are selected as the count clocks | | |
| Watch timer | Watch timer | | Operation enabled | | Operation enabled when f_{XT} is selected as the count clock | | |
| Watchdog timer | | Operation disabled (initializing counter) | | | | | |
| A/D converter | | Operation enabled | | | Operation disabled | | |
| D/A converter | | Operation enabled | | | | | |
| Real-time output po | rt | Operation enabled | | | | | |
| Serial interface | | Operation enabled | | | Operation enabled during an external SCK. | | |
| External interrupt | INTP0 to INTP6 | Operation enabled | | | | | |
| Key return interrupt | P80 to P87 | Operation enabled | | | | | |
| Bus lines during | AD0 to AD7 | High impedance | | | | | |
| external expansion | A0 to A19 | Holds the state before the HALT mode is set | | | | | |
| ASTB | | Low level | | | | | |
| | WR, RD WAIT | | High level | | | | |
| | | | Holds input status | | | | |
| | EXA | Holds the state before the HALT mode is set | | | | | |

Notes 1. This includes not supplying the external clock.

2. This includes supplying the external clock.

25.3.2 Releasing HALT mode

The HALT mode can be released by the following three sources.

- · NMI pin input
- Maskable interrupt request (vectored interrupt, context switching, macro service)
- RESET input

Table 25-3 lists the release source and describes the operation after release.

Table 25-3. Releasing HALT Mode and Operation After Release


| Release Source | MKNote 1 | IENote 2 | State During Release | Operation After Release |
|---|---|----------|--|---|
| RESET input | × | × | - | Normal reset operation |
| NMI pin input | in input × × • Not executing a non-maskable interrupt service program • Executing a low-priority non-maskable interrupt service program | | | Acknowledges interrupt requests |
| | | | Executing the service program for the NMI pin input Executing a high-priority non-maskable interrupt service program | The instruction following the MOV STBC, #byte instruction is executed. (The interrupt request that released the HALT mode is held ^{Note 3} .) |
| Maskable interrupt request (except for a macro service request) | 0 | 1 | Not executing an interrupt service program Executing a low-priority maskable interrupt service program The PRSL bit Note 4 is cleared to 0 while executing an interrupt service program at priority level 3. | Acknowledges interrupt requests |
| | | | Executing a maskable interrupt service program with the same priority (This excludes executing an interrupt service program in priority level 3 when the PRSL bit Note 4 is cleared to 0.) Executing a high-priority interrupt service program | The instruction following the MOV STBC, #byte instruction is executed. (The interrupt request that released the HALT mode is held Note 3.) |
| | 0 | 0 | _ | |
| | 1 | × | _ | Holds the HALT mode |
| Macro service 0 × request | | × | _ | Macro service process execution End condition is not satisfied → HALT mode end condition is satisfied again → When VCIENote 5 = 1: HALT mode again When VCIENote 5 = 0: Same as a release by the maskable interrupt request |
| | 1 | × | | Holds the HALT mode |

Notes 1. Interrupt mask bit in each interrupt request source

- 2. Interrupt enable flag in the program status word (PSW)
- 3. The held interrupt request is acknowledged when acknowledgement is enabled.
- **4.** Bit in the interrupt mode control register (IMC)
- **5.** Bit in the macro service mode register of the macro service control word that is in each macro service request source

Figure 25-5. Operation After HALT Mode Release (1/4)

(1) Interrupt after HALT mode



(2) Reset after HALT mode





Figure 25-5. Operation After HALT Mode Release (2/4)

(3) HALT mode during interrupt processing routine whose priority is higher than or equal to release source interrupt



(4) HALT mode during interrupt processing routine whose priority is lower than release source interrupt





Figure 25-5. Operation After HALT Mode Release (3/4)

- (5) Macro service request during HALT mode
 - (a) Immediately after macro service end condition is satisfied, interrupt request is issued. (VCIE = 0)



(b) Macro service end condition is not satisfied, or after macro service end condition is satisfied, interrupt request is not issued. (VCIE = 1)






Figure 25-5. Operation After HALT Mode Release (4/4)

(6) HALT mode which the interrupt is held, which is enabled in an instruction that interrupt requests are temporarily held.



(7) Contention between HALT instruction and interrupt



(1) Released by NMI pin input

When a non-maskable interrupt is generated by NMI pin input, the HALT mode is released regardless of the enable state (EI) and disable state (DI) for interrupt acknowledgement.

If the non-maskable interrupt that released the HALT mode by NMI pin input can be acknowledged when released from the HALT mode, and execution branches to the NMI interrupt service program. If it cannot be acknowledged, the instruction following the instruction that set the HALT mode (MOV STBC, #byte instruction) is executed. The non-maskable interrupt that released the HALT mode is acknowledged when acceptance is possible. For details about non-maskable interrupts acknowledgement, refer to 23.6 Non-Maskable Interrupt Acknowledge.

Caution The HALT mode cannot be released by watchdog timer.

(2) Released by a maskable interrupt request

The HALT mode released by a maskable interrupt request can only be released by an interrupt where the interrupt mask flag is 0.

If an interrupt can be acknowledged when the HALT mode is released and the interrupt request enable flag (IE) is set to 1, execution branches to the interrupt service program. If the IE flag is cleared to 0 when acknowledgement is not possible, execution restarts from the next instruction that sets the HALT mode. For details about interrupt acknowledgement, refer to **23.7 Maskable Interrupt Acknowledge**.

A macro service temporarily releases the HALT mode, performs the one-time processing, and returns again to the HALT mode. If the macro service is only specified several times, the HALT mode is released when the VCIE bit in the macro service mode register in the macro service control word is cleared to 0.

The operation after this release is identical to the release by the maskable interrupt described earlier. Also when the VCIE bit is set to 1, the HALT mode is entered again, and the HALT mode is released by the next interrupt request.

Table 25-4. Releasing HALT Mode by Maskable Interrupt Request

| Release Source | MK ^{Note 1} | IENote 2 | State During Release | Operation After Release |
|---|----------------------|----------|--|---|
| Maskable interrupt request (except for a macro service request) | 0 | 1 | Not executing an interrupt service program Executing a low-priority maskable interrupt service program The PRSL bitNote 4 is cleared to while executing an interrupt service program at priority level 3. | Acknowledges interrupt requests |
| | | | Executing a maskable interrupt service program with the same priority (This excludes executing an interrupt service program in priority level 3 when the PRSL bit Note 4 is cleared to 0.) Executing a high-priority interrupt service program | The instruction following the MOV STBC, #byte instruction is executed. (The interrupt request that released the HALT mode is held Note 3.) |
| | 0 | 0 | _ | |
| | 1 | × | _ | Holds the HALT mode |
| Macro service request | 0 | × | _ | Macro service process execution End condition is not satisfied → HALT mode end condition is satisfied again → When VCIENote 5 = 1: HALT mode again When VCIENote 5 = 0: Same as a release by a maskable interrupt request |
| | 1 | × | - | Holds the HALT mode |

Notes 1. Interrupt mask bit in each interrupt request source

- 2. Interrupt enable flag in the program status word (PSW)
- 3. The held interrupt request is acknowledged when acknowledgement is possible.
- **4.** Bit in the interrupt mode control register (IMC)
- **5.** Bit in the macro service mode register of the macro service control word that is in each macro service request source

(3) Released by RESET input

After branching to the reset vector address as in a normal reset, the program executes. However, the contents of the internal RAM hold the value before the HALT mode was set.

25.4 STOP Mode

25.4.1 Settings and operating states of STOP mode

The STOP mode is set by setting the STP bit in the standby control register (STBC) to 1.

STBC can be written with 8-bit data by a special instruction. Therefore, the STOP mode is set by the MOV STBC, #byte instruction.

When enable interrupt is set (IE flag in PSW is set to 1), specify three NOP instructions after the STOP mode setting instruction (after the STOP mode is released). If this is not done, after the STOP mode is released, multiple instructions can be executed before interrupts are acknowledged. Unfortunately, the order relationship between the interrupt process and instruction execution changes. Since the problems caused by changes in the execution order are prevented, the measures described earlier are required.

The system clock during setting can only be set to the main system clock.

Caution

Since an interrupt request signal is used when releasing the standby mode, when there is an interrupt source that sets the interrupt request flag or resets the interrupt mask flag, even though the standby mode is entered, it is immediately released. When the STOP mode setting instruction conflicts with the setting of an unmasked interrupt request flag or a non-maskable interrupt request, either of following two statuses are entered.

- (1) Status in which STOP mode is set once, and then released
- (2) Status in which STOP mode is not set

The oscillation stabilization time after releasing STOP mode is inserted only for the status in which STOP mode is set once and then released.

Next, the operating states during the STOP mode are described.

Table 25-5. Operating States in STOP Mode

| STOP Mode Setting | | When There Is a Subsystem Clock | When There Is no Subsystem Clock | | |
|---|---------------------------|--|----------------------------------|--|--|
| Item | | | | | |
| Clock generator | | Only main system clock stops oscillating. | | | |
| CPU | | Operation disabled | | | |
| Port (output latch) | | Holds the state before the STOP mode was set. | | | |
| 16-bit timer/event counter | | Operation enabled when the watch timer output is selected as the count clock (Select fxT as the count clock of the watch timer) | Operation disabled | | |
| 8-bit timer/counters | 1, 2 | Operation enabled only when TI1 and TI2 ar | re selected as the count clocks | | |
| 8-bit timer/counters | 5, 6 | Operation enabled only when TI5 and TI6 are selected as the count clocks | | | |
| 8-bit timer/counters | 7, 8 | Operation enabled only when TI7 and TI8 are selected as the count clocks | | | |
| Watch timer | | Operation enabled only when fxT is selected as the count clock | Operation disabled | | |
| Watchdog timer | | Operation disabled (initializing counter) | | | |
| A/D converter | | Operation disabled | | | |
| D/A converter | | Operation enabled | | | |
| Real-time output po | rt | Operation enabled when an external trigger is used or TI1 and TI2 are selected as the count clocks of the 8-bit timer/counters 1 and 2 | | | |
| Serial interface Other than I ² C bus mode | | Operation enabled only when an external input clock is selected as the serial clock | | | |
| | I ² C bus mode | Operation disabled | | | |
| External interrupt | INTP0 to INTP6 | Operation enabled | | | |
| Key return interrupt | P80 to P87 | Operation enabled | | | |
| Bus lines during | AD0 to AD7 | High impedance | | | |
| external expansion | A0 to A7 | Outputs C0H | | | |
| | A8 to A19 | High impedance | | | |
| | ASTB | High impedance | | | |
| | WR, RD | High impedance | | | |
| | WAIT | Holds input status | | | |
| EXA | | High impedance | | | |

Caution

In the STOP mode, only external interrupts (INTP0 to INTP6), watch timer interrupt (INTWT), and key return interrupts (P80 to P87) can release the STOP mode and be acknowledged as interrupt requests. All other interrupt requests are pended, and acknowledged after the STOP mode has been released through NMI input, INTP0 to INTP6 input, INTWT, or key return interrupt.

*

25.4.2 Releasing STOP mode

The STOP mode is released by NMI input, INTP0 to INTP6 input, watch timer interrupt (INTWT), key return interrupt, or $\overline{\text{RESET}}$ input.

Table 25-6. Releasing STOP Mode and Operation After Release


| Release Source | MKNote 1 | ISM ^{Note 2} | IENote 3 | State During Release | Operation After Release |
|--|----------|-----------------------|----------|--|--|
| RESET input | × | × | × | - | Normal reset operation |
| NMI pin input | × | × | × | Not executing a non-maskable interrupt service program Executing a low-priority non-maskable interrupt service program | Acknowledges interrupt requests |
| | | | | Executing the service program for the NMI pin input Executing a high-priority non-maskable interrupt service program | The instruction following the MOV STBC, #byte instruction is executed. (The interrupt request that released the STOP mode is heldNote 4.) |
| INTP0 to INTP6 pin input, watch timer interruptNote 6, key return interrupt | 0 | 0 | 1 | Not executing an interrupt service program Executing a low-priority maskable interrupt service program The PRSL bit Note 5 is cleared to 0 while an interrupt service program at priority level 3 is executing. | Acknowledges interrupt requests |
| | | | | Executing a maskable interrupt service program with the same priority (This excludes executing an interrupt service program in priority level 3 when the PRSL bit Note 5 is cleared to 0.) Executing a high-priority interrupt service program | The instruction following the MOV STBC, #byte instruction is executed. (The interrupt request that released the STOP mode is held Note 4.) |
| | 0 | 0 | 0 | _ | |
| | 1 | 0 | × | _ | Holds the STOP mode |
| | × | 1 | × | | |

Notes 1. Interrupt mask bit in each interrupt request source

- 2. Macro service enable flag that is in each interrupt request source
- 3. Interrupt enable flag in the program status word (PSW)
- 4. The held interrupt request is acknowledged when acknowledgement is possible.
- **5.** Bit in the interrupt mode control register (IMC)
- **6.** The STOP mode is released only when the subsystem clock is selected as the count clock. It is not released when the main system clock is selected.

Figure 25-6. Operation After STOP Mode Release (1/3)

(1) Interrupt after STOP mode



(2) Reset after STOP mode





Figure 25-6. Operation After STOP Mode Release (2/3)

(3) STOP mode during interrupt processing routine whose priority is higher than or equal to release source interrupt



(4) STOP mode during interrupt processing routine whose priority is lower than release source interrupt





Figure 25-6. Operation After STOP Mode Release (3/3)

(5) Contention between STOP mode setting instruction and interrupt



(1) Releasing the STOP mode by NMI input

When the valid edge specified in the external interrupt edge enable registers (EGP0, EGN0) is input by the NMI input, the oscillator starts oscillating again. Then the STOP mode is released after the oscillation stabilization time set in the oscillation stabilization time specification register (OSTS) elapses.

When the STOP mode is released and non-maskable interrupts from the NMI pin input can be acknowledged, execution branches to the NMI interrupt service program. If acknowledgement is not possible (such as when set in the STOP mode in the NMI interrupt service program), execution starts again from the instruction following the instruction that set the STOP mode. When acknowledgement is enabled, execution branches to the NMI interrupt service program (by executing the RETI instruction).

For details about NMI interrupt acknowledgement, refer to 23.6 Non-Maskable Interrupt Acknowledge.




Figure 25-7. Releasing STOP Mode by NMI Input

(2) Releasing the STOP mode by INTP0 to INTP6 input, watch timer interrupt, and key return interrupt

If interrupt masking is released through INTP0 to INTP6 input and macro service is disabled, the oscillator restarts oscillating when a valid edge specified in the external interrupt edge enable registers (EGP0, EGN0) is input to INTP0 to INTP6. If the mask of watch timer interrupt is released and macro service is disabled, an overflow of watch timer occurs and STOP mode is released. If key return interrupt masking is released and macro service is disabled, the oscillator restarts oscillating when a falling edge is input to the port 8 pins (P80 to P87). Then the STOP mode is released after the oscillation stabilization time specified in the oscillation stabilization time specification register (OSTS) elapses.

If interrupts can be acknowledged when released from the STOP mode and the interrupt enable flag (IE) is set to 1, execution branches to the interrupt service program. If the IE flag is cleared to 0 when acknowledgement is not possible, execution starts again from the instruction following the instruction that set the STOP mode. For details on interrupt acknowledgement, refer to **23.7 Maskable Interrupt Acknowledge**.




Figure 25-8. Example of Releasing STOP Mode by INTP0 to INTP6 Inputs

(3) Releasing the STOP mode by RESET input

When RESET input rises from low to high and the reset is released, the oscillator starts oscillating. The oscillation stops for the RESET active period. After the oscillation stabilization time has elapsed, normal operation starts. The difference from the normal reset operation is the data memory saves the contents before setting the STOP mode.

25.5 IDLE Mode

25.5.1 Settings and operating states of IDLE mode

The IDLE mode is set by setting both bits STP and HLT in the standby control register (STBC) to 1.

STBC can only be written with 8-bit data by using a special instruction. Therefore, the IDLE mode is set by the MOV STBC, #byte instruction.

When enable interrupts is set (the IE flag in PSW is set to 1), specify three NOP instructions after the IDLE mode setting instruction (after the IDLE mode is released). If this is not done, after the IDLE mode is released, multiple instructions can be executed before interrupts are acknowledged. Unfortunately, the order relationship between the interrupt processing and the instruction execution changes. To prevent the problems caused by the change in the execution order, the measures described earlier are required.

The system clock when setting can be set to either the main system clock or the subsystem clock.

The operating states in the IDLE mode are described next.

Table 25-7. Operating States in IDLE Mode

| IDLE Mode Setting | | When There Is a Subsystem Clock | When There Is Not a Subsystem Clock | |
|-----------------------------|--------------------------------------|---|-------------------------------------|--|
| Item | | | | |
| Clock generator | | The oscillator in both the main system clock and subsystem clock continue operating. The clock supply to both the CPU and peripherals is stopped. | | |
| CPU | | Operation disabled | | |
| Port (output latch) | | Holds the state before the IDLE mode is set | | |
| 16-bit timer/counter | | Operation enabled when the watch timer output is selected as the count clock (Select f_{XT} as the count clock of the watch timer.) | Operation disabled | |
| 8-bit timer/counters | 1, 2 | Operation enabled only when TI1 and TI2 ar | re selected as the count clocks | |
| 8-bit timer/counters | 5, 6 | Operation enabled only when TI5 and TI6 are selected as the count clocks | | |
| 8-bit timer/counters | 7, 8 | Operation enabled only when TI7 and TI8 at | re selected as the count clocks | |
| Watch timer | | Operation enabled only when fxT is selected as the count clock | Operation disabled | |
| Watchdog timer | | Operation disabled | | |
| A/D converter | | Operation disabled | | |
| D/A converter | | Operation enabled | | |
| Real-time output po | rt | Operation enabled when an external trigger is used or TI1 and TI2 are selected as the count clocks of the 8-bit timer/counters 1 and 2 | | |
| Serial interface | Other than I ² C bus mode | Operation enabled only when an external input clock is selected as the serial clock | | |
| | I ² C bus mode | Operation disabled | | |
| External interrupt | INTP0 to INTP6 | Operation enabled | | |
| Key return interrupt | P80 to P87 | Operation enabled | | |
| Bus lines during AD0 to AD7 | | High impedance | | |
| external expansion | A0 to A7 | Outputs C0H | | |
| | A8 to A19 | High impedance | | |
| | ASTB | High impedance | | |
| | WR, RD | High impedance | | |
| | WAIT | Holds input status | | |
| | EXA | High impedance | | |

Caution

In the IDLE mode, only external interrupts (INTP0 to INTP6), watch timer interrupt (INTWT), and key return interrupts (P80 to P87) can release the IDLE mode and be acknowledged as interrupt requests. All other interrupt requests are pended, and acknowledged after the IDLE mode has been released through NMI input, INTP0 to INTP6 input, INTWT, or key return interrupt.

25.5.2 Releasing IDLE mode

The IDLE mode is released by NMI input, INTP0 to INTP6 input, watch timer interrupt (INTWT), key return interrupt, or $\overline{\text{RESET}}$ input.

Table 25-8. Releasing IDLE Mode and Operation After Release


| Release Source | MKNote 1 | ISMNote 2 | IENote 3 | State During Release | Operation After Release |
|---|----------|-----------|----------|--|--|
| RESET input | × | × | × | - | Normal reset operation |
| NMI pin input | × | × | × | Not executing a non-maskable interrupt service program Executing a low-priority non-maskable interrupt service program | Acknowledges interrupt requests |
| | | | | Executing the service program for the NMI pin input Executing a high-priority non-maskable interrupt service program | Executes the instruction following the MOV STBC, #byte instruction (The interrupt request that released the IDLE mode is held ^{Note 4} .) |
| INTP0 to INTP6 pin input, watch timer interruptNote 6, key return interrupt | 0 | 0 | 1 | Not executing an interrupt service program Executing a low-priority maskable interrupt service program The PRSL bit Note 5 is cleared to 0 while executing an interrupt service program at priority level 3. | Acknowledges interrupt requests |
| | | | | Executing the maskable interrupt service program with the same priority (This excludes executing an interrupt service program in priority level 3 when the PRSL bit Note 5 is cleared to 0.) Executing a high-priority interrupt service program | Execute the instruction following the MOV STBC, #byte instruction. (The interrupt request that released the IDLE mode is heldNote 4.) |
| | 0 | 0 | 0 | - | |
| | 1 | 0 | × | _ | Holds the IDLE mode |
| | × | 1 | × | | |

Notes 1. Interrupt mask bit in each interrupt request source

- 2. Macro service enable flag that is in each interrupt request source
- 3. Interrupt enable flag in the program status word (PSW)
- 4. The held interrupt request is acknowledged when acknowledgement is possible.
- **5.** Bit in the interrupt mode control register (IMC)
- **6.** The IDLE mode is released only when the subsystem clock is selected as the count clock. It is not released when the main system clock is selected.

Figure 25-9. Operation After IDLE Mode Release (1/3)

(1) Interrupt after IDLE mode



(2) Reset after IDLE mode





Figure 25-9. Operation After IDLE Mode Release (2/3)

(3) IDLE mode during interrupt processing routine whose priority is higher than or equal to release source interrupt



(4) IDLE mode during interrupt processing routine whose priority is lower than release source interrupt





Figure 25-9. Operation After IDLE Mode Release (3/3)

(5) Contention between IDLE mode setting instruction and interrupt



(1) Releasing the IDLE mode by NMI input

When the valid edge specified in the external interrupt edge enable registers (EGP0, EGN0) is input by the NMI input, the IDLE mode is released.

When the IDLE mode is released and the non-maskable interrupt from the NMI pin input can be acknowledged, execution branches to the NMI interrupt service program. If acknowledgement is not possible (such as when set in the IDLE mode in the NMI interrupt service program), execution starts again from the instruction following the instruction that set the IDLE mode. When acknowledgement is enabled, execution branches to the NMI interrupt service program (by executing the RETI instruction).

For details about NMI interrupt acknowledgement, refer to 23.6 Non-Maskable Interrupt Acknowledge.

(2) Releasing the IDLE mode by INTP0 to INTP6 input, watch timer interrupt and key return interrupt

If interrupt masking by INTP0 to INTP6 input is released and macro service is disabled and the valid edge specified with the external interrupt edge enable register (EGP0, EGN0) is input to INTP0 to INTP6, the IDLE mode is released. If the mask of watch timer interrupt is released and macro service is disabled, an overflow of watch timer occurs and IDLE mode is released. If key return interrupt masking is released and macro service is disabled, and a falling edge is input to port 8 (P80 to P87), the IDLE mode is released.

If interrupts can be acknowledged when released from the IDLE mode and the interrupt enable flag (IE) is set to 1, execution branches to the interrupt service program. If the IE flag is cleared to 0 when acknowledgement is not possible, execution starts again from the instruction following the instruction that set the IDLE mode. For details on interrupt acknowledgement, refer to 23.7 Maskable Interrupt Acknowledge.

★ (3) Releasing the IDLE mode by RESET input

When RESET input rises from low to high and the reset is released, the oscillator starts oscillating. The oscillation stops for the RESET active period. After the oscillation stabilization time has elapsed, normal operation starts. The difference from the normal reset operation is the data memory saves the contents before setting the IDLE mode.

25.6 Check Items When Using STOP or IDLE Mode

The checks required to decrease the current consumption when using the STOP mode or IDLE mode are described below.

(1) Is the output level of each output pin appropriate?

The appropriate output level of each pin differs with the circuit in the next stage. Select the output level so that the current consumption is minimized.

- If a high level is output when the input impedance of the circuit in the next stage is low, current flows from the power source to the port, and the current consumption increases. This occurs when the circuit in the next stage is, for example, a CMOS IC. When the power supply is turned off, the input impedance of a CMOS IC becomes low. To suppress the current consumption and not negatively affect the reliability of the CMOS IC, output a low level. If a high level is output, latch-up results when the power supply is applied again.
- Depending on the circuit in the next stage, the current consumption sometimes increases when a low level is input. In this case, output a high level or high impedance to eliminate the current consumption.
- When the circuit in the next stage is a CMOS IC, if the output is high impedance when power is supplied to
 the CMOS IC, the current consumption of the CMOS IC sometimes increases (in this case, the CMOS IC
 overheats and is sometimes destroyed). In this case, output a suitable level or pull-up or pull-down resistors.

The setting method for the output level differs with the port mode.

- Since the output level is determined by the state of the internal hardware when the port is in the control mode, the output level must be set while considering the state of the internal hardware.
- The output level can be set by writing to the output latch of the port and the port mode register by the software when in the port mode.

When the port enters the control mode, the output level setting is simplified by switching to the port mode.

(2) Is the input level to each input pin appropriate?

Set the voltage level input to each pin within the range from the Vss voltage to the Vpp voltage. If a voltage outside of this range is applied, not only does the current consumption increase, but the reliability of the μ PD784218A is negatively affected.

In addition, do not increase the middle voltage.

(3) Are internal pull-up resistors needed?

Unnecessary pull-up resistors increase the current consumption and are another cause of device latch-up. Set the pull-up resistors to the mode in which they are used only in the required parts.

When the parts needing pull-up resistors and the parts not needing them are mixed together, externally connect the pull-up resistors where they are needed and set the mode in which the internal pull-up resistors are not used.

(4) Are the address bus, the address/data bus, etc. handled appropriately?

The address bus, address/data bus, and RD and WR pins have high impedances in the STOP and IDLE modes. Normally, these pins are pulled up by pull-up resistors. If the pull-up resistors are connected to the power supply that is backed up, the current flows through the pull-up resistors when the low input impedance of the circuit connected to the power supply that is not backed up, and the current consumption increases. Therefore, connect the pull-up resistors on the power supply side that is not backed up as shown in Figure 25-10.

The ASTB pin has a high impedance in both the STOP and IDLE modes. Handle in the manner described in (1) above.




Figure 25-10. Example of Handling Address/Data Bus

Set the input voltage level applied to the $\overline{\text{WAIT}}$ pin in the range from the Vss voltage to the Vpb voltage. If a voltage outside of this range is applied, not only does the current consumption increase, but the reliability of the $\mu\text{PD784218A}$ is negatively affected.

(5) A/D converter

The current flowing through pins AV_{DD} and AV_{REF0} can be reduced by clearing the ADCS bit, that is bit 7 in the A/D converter mode register (ADM), to 0. Furthermore, if you want to decrease the current, disconnect the current supplied to AV_{REF0} by an externally attached circuit.

The AV_{DD} pin must always have the same voltage as the V_{DD} pin. If current is not supplied to the AV_{DD} pin in the STOP mode, not only does the current consumption increase, but the reliability of the μ PD784218A is negatively affected.

(6) D/A converter

The D/A converter consumes a constant current in the STOP and IDLE modes. By clearing the DACEn (n = 0, 1) bits in the D/A converter mode registers (DAM0, DAM1) to 0, the output of ANOn (n = 0, 1) has high impedance, and the current consumption can be decreased.

Do not apply an external voltage to the ANOn pins. If an external voltage is applied, not only is the current consumption increased, but the μ PD784218A may be destroyed or the reliability decreased.

551

25.7 Low Power Consumption Mode

25.7.1 Setting low power consumption mode Note

When the low power consumption mode is entered, set 70H in the standby control register (STBC). This setting switches the system clock from the main system clock to the subsystem clock.

Whether the system clock switched to the subsystem clock can be verified from the data read from bit CST in the clock status register (PCS) (refer to **Figure 25-3**).

To check whether switching has ended, set 74H in STBC to stop the oscillation of the main system clock. Then switch to the backup power supply from the main power supply.

Note The low power consumption mode is the state where the subsystem clock is used as the system clock, and the main system clock is stopped.

Figure 25-11 shows the flow for setting subsystem clock operation. Figure 25-12 shows the setting timing diagram.




Figure 25-11. Flow for Setting Subsystem Clock Operation




Figure 25-12. Setting Timing for Subsystem Clock Operation

25.7.2 Returning to main system clock operation

When returning to main system clock operation from subsystem clock operation, the system power supply first switches to the main power supply and enables the oscillation of the main system clock (set STBC = 70H). Then the software waits the oscillation stabilization time of the main system clock, and the system clock switches to the main system clock (set STBC to 00H).

- Cautions 1. When returning from subsystem clock operation (stopped oscillation of the main system clock) to main system clock operation, do not simultaneously specify bit MCK = 0 and bit CK2 = 0 by write instructions to STBC.
 - 2. The oscillation stabilization time specification register (OSTS) specifies the oscillation stabilization time after the STOP mode is released, except when released by RESET, when the system clock is the main system clock. This cannot be used when the system clock is restored from the subsystem clock to the main system clock.

Figure 25-13 is the flow for restoring main system clock operation, and Figure 25-14 is the restore timing diagram.

Figure 25-13. Flow to Restore Main System Clock Operation





Figure 25-14. Timing for Restoring Main System Clock Operation



25.7.3 Standby function in low power consumption mode

The standby function in the low power consumption mode has a HALT mode and an IDLE mode.

(1) HALT mode

(a) HALT mode settings and the operating states

When set in the HALT mode in the low power consumption mode, set 75H in STBC. Table 25-9 shows the operating states in the HALT mode.

Table 25-9. Operating States in HALT Mode

| Item | | Operating State | |
|----------------------|--------------------------------------|--|--|
| Clock generator | | The clock supplied to the CPU stops, and only the main system clock stops oscillating. | |
| CPU | | Operation disabled | |
| Port (output latch) | | Holds the state before the HALT mode is set | |
| 16-bit timer/counter | | Operation enabled when the watch timer output is selected as the count clock (Select fxT as the count clock of the watch timer) | |
| 8-bit timer/counters | 1, 2 | Operation enabled when TI1 and TI2 are selected as the count clocks | |
| 8-bit timer/counters | 5, 6 | Operation enabled when TI5 and TI6 are selected as the count clocks | |
| 8-bit timer/counters | 7, 8 | Operation enabled when TI7 and TI8 are selected as the count clocks | |
| Watch timer | | Operation enabled only when fxT is selected as the count clock | |
| Watchdog timer | | Operation disabled (initializing counter) | |
| A/D converter | | Operation disabled | |
| D/A converter | | Operation enabled | |
| Real-time output po | rt | Operation enabled when an external trigger is used or TI1 and TI2 are selected as the count clocks of the 8-bit timer/counters 1 and 2 | |
| Serial interface | Other than I ² C bus mode | Operation enabled only when an external input clock is selected as the serial clock | |
| | I ² C bus mode | Operation disabled | |
| External interrupt | INTP0 to INTP6 | Operation enabled | |
| Key return interrupt | P80 to P87 | Operation enabled | |
| Bus lines during | AD0 to AD7 | High impedance | |
| external expansion | A0 to A19 | Holds the state before the HALT mode is set | |
| | ASTM | Low level | |
| | WR, RD | High level | |
| | WAIT | Holds input status | |
| | EXA | Holds the state before the HALT mode is set | |

(b) Releasing the HALT mode

(i) Releasing the HALT mode by NMI input

When the valid edge specified by the external interrupt edge enable registers (EGP0, EGN0) is input to the NMI input, the IDLE mode is released.

When released from the HALT mode, if non-maskable interrupts by the NMI pin input can be acknowledged, execution branches to the NMI interrupt service program. If interrupts cannot be acknowledged (when set in the HALT mode by the NMI interrupt service program), execution starts again from the instruction following the instruction that set the HALT mode. When interrupts can be acknowledged (by executing the RETI instruction), execution branches to the NMI interrupt service program.

For details about NMI interrupts acknowledgement, refer to 23.6 Non-Maskable Interrupt Acknowledge.

(ii) Releasing the HALT mode by a maskable interrupt request

An unmasked maskable interrupt request is generated to release the HALT mode.

When the HALT mode is released and the interrupt enable flag (IE) is set to 1, if the interrupt can be acknowledged, execution branches to interrupt service program. When interrupts cannot be acknowledged and when the IE flag is cleared to 0, execution restarts from the instruction following the instruction that set the HALT mode.

For details about interrupt acknowledgement, refer to 23.7 Maskable Interrupt Acknowledge.

(iii) Releasing the HALT mode by RESET input

When RESET input rises from low to high and the reset is released, the oscillator starts oscillating. The oscillation stops for the RESET active period. After the oscillation stabilization time has elapsed, normal operation starts.

The difference from the normal reset operation is the data memory saves the contents before setting the HALT mode.

*

(2) IDLE mode

(a) Setting the IDLE mode and the operating states

When the low power consumption mode is set in the IDLE mode, set 77H in STBC. Table 25-10 shows the operating states in the IDLE mode.

Table 25-10. Operating States in IDLE Mode

| Item | | Operating State | |
|----------------------|--------------------------------------|--|--|
| Clock generator | | The main system clock stops oscillating. The oscillator of the subsystem clock continues operating. The clock supplied to the CPU and the peripherals stops. | |
| CPU | | Operation disabled | |
| Port (output latch) | | Holds the state before the IDLE mode is set | |
| 16-bit timer/counter | | Operation enabled when the watch timer output is selected as the count clock (Select fxT as the count clock of the watch timer.) | |
| 8-bit timer/counters | 1, 2 | Operation enabled when TI1 and TI2 are selected as the count clocks | |
| 8-bit timer/counters | 5, 6 | Operation enabled when TI5 and TI6 are selected as the count clocks | |
| 8-bit timer/counters | 7, 8 | Operation enabled when TI7 and TI8 are selected as the count clocks | |
| Watch timer | | Operation enabled only when fxT is selected as the count clock | |
| Watchdog timer | | Operation disabled | |
| A/D converter | | Operation disabled | |
| D/A converter | | Operation enabled | |
| Real-time output po | rt | Operation enabled when an external trigger is used or TI1 and TI2 are selected as the count clocks of the 8-bit timer/counters 1 and 2 | |
| Serial interface | Other than I ² C bus mode | Operation enabled only when an external input clock is selected as the serial clock | |
| | I ² C bus mode | Operation disabled | |
| External interrupt | INTP0 to INTP6 | Operation enabled | |
| Key return interrupt | P80 to P87 | Operation enabled | |
| Bus lines during | AD0 to AD7 | High impedance | |
| external expansion | A0 to A7 | Outputs C0H | |
| | A8 to A19 | High impedance | |
| | ASTB | High impedance | |
| | WR, RD | High impedance | |
| | WAIT | Holds input status | |
| | EXA | High impedance | |

Caution

In the IDLE mode, only external interrupts (INTP0 to INTP6), watch timer interrupt (INTWT), and key return interrupts (P80 to P87) can release the IDLE mode and be acknowledged as interrupt requests. All other interrupt requests are pended, and acknowledged after the IDLE mode has been released through NMI input, INTP0 to INTP6 input, INTWT, or key return interrupt.

(b) Releasing the IDLE mode

(i) Releasing the IDLE mode by NMI input

When the valid edge set in the external interrupt edge enable registers (EGP0, EGN0) is input to the NMI input, the IDLE mode is released.

When the IDLE mode is released and non-maskable interrupts by the NMI pin input can be acknowledged, execution branches to the NMI interrupt service program. When interrupts cannot be acknowledged (when set to the IDLE mode in the NMI interrupt service program), execution restarts from the instruction following the instruction that set the IDLE mode. When interrupts can be acknowledged (by executing the RETI instruction), execution branches to the NMI interrupt service program.

For details about NMI interrupts acknowledgement, refer to 23.6 Non-Maskable Interrupt Acknowledge.

(ii) Releasing IDLE mode by INTP0 to INTP6 inputs, watch timer interrupt, and key return interrupt If interrupt masking is released through INTP0 to INTP6 input and macro service is disabled, the IDLE mode is released when a valid edge specified in the external interrupt edge enable registers (EGP0, EGPN0) is input to INTP0 to INTP6. If the mask of watch timer interrupt is released and macro service is disabled, an overflow of watch timer occurs and IDLE mode is released. If key return interrupt masking is released and macro service is disabled, the IDLE mode is released when a falling edge is input to the port 8 pins (P80 to P87).

When the IDLE mode is released and the interrupt enable flag (IE) is set to 1, if interrupts can be acknowledged, execution branches to interrupt service program. When interrupts cannot be acknowledged and when the IE flag is cleared to 0, execution restarts from the instruction following the instruction that set the IDLE mode.

For details about interrupt acknowledgement, refer to 23.7 Maskable Interrupt Acknowledge.

(iii) Releasing the IDLE mode by RESET input

When RESET input rises from low to high and the reset is released, the oscillator starts oscillating. The oscillation stops for the RESET active period. After the oscillation stabilization time has elapsed, normal operation starts.

The difference from the normal reset operation is the data memory saves the contents before setting the IDLE mode.

*

CHAPTER 26 RESET FUNCTION

When a low level is input to the RESET pin, a system reset is performed. The hardware enters the states listed in Figure 26-1. Since the oscillation of the main system clock unconditionally stops during the reset period, the current consumption of the entire system can be reduced.

When RESET input goes from low to high, the reset state is released. After the count time of the timer for oscillation stabilization (84.0 ms: at 12.5 MHz operation), the content of the reset vector table is set in the program counter (PC). Execution branches to the address set in the PC, and program execution starts from the branch destination address. Therefore, the reset can start from any address.




Figure 26-1. Oscillation of Main System Clock in Reset Period

To prevent erroneous operation caused by noise, a noise eliminator based on an analog delay is incorporated at the RESET input pin.

Figure 26-2. Accepting Reset Signal




Table 26-1. State After Reset for All Hardware Resets

| Hardware | State During Reset (RESET = L) State After Reset (RESET = | |
|--|---|----------------|
| Main system clock oscillator | Oscillation stops Oscillation starts | |
| Subsystem clock oscillator | Not affected by the reset | |
| Program counter (PC) | Undefined Set a value in the reset vectored table | |
| Stack pointer (SP) | Undefined | |
| Program status word (PSW) | Initialize to 0000H. | |
| Internal RAM | This is undefined. However, when the standby state is released by a reset, the value is saved before setting standby. | |
| I/O lines | The input and output buffers turn off. | High impedance |
| Other hardware Initialize to the fixed state Note. | | |

Note See "After Reset" in Table 3-6 Special Function Register (SFR) List.

CHAPTER 27 ROM CORRECTION (μ PD784218A, 784218AY SUBSERIES ONLY)

27.1 ROM Correction Functions

The μ PD784218A converts part of the program within the mask ROM into the program within the peripheral ROM. The use of ROM correction enables command bugs discovered in the mask ROM to be repaired, and change the flow of the program.

ROM correction can be used in a maximum of four locations within the internal ROM (program).

Cautions 1. Note that ROM correction cannot perform emulation in the in-circuit emulator (IE-784000-R, IE-784000-R-EM).

2. The ROM correction function is not provided for the μ PD784216A, 784216AY Subseries.

In more detail, the command addresses that require repair from the inactive memory connected to an external microcomputer by a user program and the repair command codes are loaded into the peripheral RAM.

The above addresses and the internal ROM access addresses are compared by the comparator built into the microcomputer during execution of internal ROM programs (during command fetch), and internal ROM's output data is then converted to call command (CALLT) codes and output when a match is determined.

When the CALLT command codes are executed as valid commands by the CPU, the CALLT table is referenced, and the process routine and other peripheral RAM are branched. At this point, a CALLT table is prepared for each repair address for referencing purposes. Four repair address can be set for the μ PD784218A.

Match-ups with address pointer 0: CALLT table (0078H)

Conversion command code: FCH

Match-ups with address pointer 1: CALLT table (007AH)

Conversion command code: FDH

Match-ups with address pointer 2: CALLT table (007CH)

Conversion command code: FEH

Match-ups with address pointer 3: CALLT table (007EH)

Conversion command code: FFH

Caution As it is necessary to reserve four locations for the CALLT tables when the ROM correction function is used (0078H, 007AH, 007CH, 007EH), ensure that these are not used for other applications. However, the CALLT tables can be used if the ROM correction function is not being used.

The differences between 78K/IV ROM correction and 78K/0 ROM correction are shown in Table 27-1.

Table 27-1. Differences Between 78K/IV ROM Correction and 78K/0 ROM Correction

| Difference | 78K/IV | 78K/0 |
|--|--|---|
| Generated command codes | CALLT instruction (1-byte instruction: FCH, FDH, FEH, FFH) | Branch instruction to peripheral RAM (3-byte instruction) |
| Change of the stack pointer | Yes (3-byte save) | None |
| Address comparison conditions | Instruction fetch only | Instruction fetch only |
| Correction status flag | None As there is a possibility that the addresses match owing to an invalid fetch, the status is not necessary | Yes |
| Jump destination address during correction | CALLT table 0078H, 007AH, 007CH, 007EH | Fixed address on the peripheral RAM |

27.2 ROM Correction Configuration

ROM correction is composed of the following hardware.

Table 27-2. ROM Correction Configuration

| Item | Configuration |
|------------------|---|
| Register | ROM correction address register H, L (CORAH, CORAL) |
| Control register | ROM correction control register (CORC) |

A ROM correction block diagram is shown in Figure 27-1, and Figure 27-2 shows an example of memory mapping.

Program counter (PC)

Match
Comparator
Correction branch process request signal (CALLT command)

Correction address pointer n

ROM correction address register (CORAH, CORAL)

ROM correction control register (CORC)

Figure 27-1. ROM Correction Block Diagram

Remark n = 0 to 3, m = 0, 1





Figure 27-2. Memory Mapping Example (μPD784218A)

(1) ROM correction address register (CORAH, CORAL)

The register that sets the start address (correction address) of the command within the mask ROM that needs to be repaired. A maximum of four program locations can be repaired with ROM correction. First of all, the channel is selected with bit 0 (CORCH0) and bit 1 (CORCH1) of the ROM correction control register (CORC), and the address is then set in the specified channel's address pointer when the address is written in CORAH and CORAL.

Figure 27-3. ROM Correction Address Register (CORAH, CORAL) Format



(2) Comparator

ROM correction address registers H and L (CORAH, CORAL) normally compare the corrected address value with the fetch register value. If any of the ROM correction control register (CORC) bits between bit 4 and bit 7 (COREN0 to 3) are 1 and the correct address matches the fetch address value, a table reference instruction (CALLT) is issued from the ROM correction circuit.

27.3 Control Register for ROM Correction

ROM correction is controlled by the ROM correction control register (CORC).

(1) ROM correction control register (CORC)

The register that controls the issuance of the table reference instruction (CALLT) when the correct address set in ROM correction address registers H and L (CORAH, CORAL) match the value of the fetch address.

This is composed of a correction enable flag (COREN0 to 3) that enables or disables match detection with the comparator, and four-channel correction pointers.

CORC is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CORC to 00H.

Figure 27-4. ROM Correction Control Register (CORC) Format

After reset: 00H R/W Address: 0FF88H Symbol 5 0 4 3 2 1 CORC COREN3 COREN2 COREN1 COREN0 0 0 CORCH1 CORCH0


| CORENn | Controls the match detection for the ROM correction address register and the fetch address. |
|--------|---|
| 0 | Disabled |
| 1 | Enabled |

| CORCH1 | CORCH0 | Channel selection |
|--------|--------|---------------------------|
| 0 | 0 | Address pointer channel 0 |
| 0 | 1 | Address pointer channel 1 |
| 1 | 0 | Address pointer channel 2 |
| 1 | 1 | Address pointer channel 3 |

Remark n = 0 to 3

27.4 Usage of ROM Correction

- <1> The correct address and post-correction instruction (correction program) are stored in the microcontroller external inactive memory (EEPROM™).
- <2> A substitute instruction is read from the inactive memory with the use of a serial interface when the initialization program is running after being reset, and this is stored in the peripheral RAM and external memory. The correction channel is then selected, the address for the command that requires correction is read and set in the ROM correction address registers (CORAH, CORAL), and the correction enable flag (COREN0 to 3) is set at 1. A maximum of four locations can be set.
- <3> Execute the CALLT instruction during execution of the corrected address.



<4> CALLT routine branch

When matched with address pointer 0: CALLT table (0078H) When matched with address pointer 1: CALLT table (007AH)

When matched with address pointer 2: CALLT table (007CH)

Which materica with address pointer 2. Offer table (007011)

- When matched with address pointer 3: CALLT table (007EH)
- <5> Execute substitute instruction
- <6> Add +3 to the stack pointer (SP)
- <7> Restore to any addresses with the branch instruction (BR)

27.5 Conditions for Executing ROM Correction

In order to use the ROM correction function, it is necessary for the external environment and program to satisfy the following conditions.

(1) External environment

Must be connected externally to an inactive memory, and be configured to read that data.

(2) Target program

The data setting instruction for CORC, CORAH and CORAL will be previously annotated in the target program (program stored in the ROM).

The setup data (the items written in lowercase in the setup example below) must be read from the external inactive memory, and the correct number of required correction pointers must be set.

Example of four pointer settings

```
MOV
                        CORC, #00H
                                            ; Specified channel 0
               MOVW
                        CORAL, #ch0 datal
                                            ; Sets the channel 0 matching address
               MOV
                        CORAH, #ch0 datah ; Sets the channel 0 matching address
               MOV
                        CORC, #01H
                                            ; Specified channel 1
               MOVW
                       CORAL, #ch1_datal ; Sets the channel 1 matching address
               MOV
                        CORAH, #ch1 datah ; Sets the channel 1 matching address
               MOV
                        CORC, #02H
                                            ; Specified channel 2
               MOVW
                       CORAL, #ch2 datal ; Sets the channel 2 matching address
               MOV
                        CORAH, #ch2 datah ; Sets the channel 2 matching address
               MOV
                        CORC, #03H
                                            ; Specified channel 3
               MOV
                        CORAL, #ch3_datal ; Sets the channel 3 matching address
               MOV
                        CORAH, #ch3 datah ; Sets the channel 3 matching address
               MOV
                        CORC, #romcor en ; Sets 00H when correction is disabled
                                            ; Sets F0H when correction is operated
               BR
                        $NORMAL
               BR
                        !!COR ADDR0
                                            ; Specifies the address of the correction program (channel 0)
               BR
                        !!COR ADDR1
                                             ; Specifies the address of the correction program (channel 1)
               BR
                        !!COR_ADDR2
                                            ; Specifies the address of the correction program (channel 2)
               BR
                        !!COR ADDR3
                                            ; Specifies the address of the correction program (channel 3)
                                              (two-level branch)
NOMAL instruction
                                            ; Next instruction
```

(3) Setting the branch instruction in the CALLT table

In the case of the above program, the start address for the BR!!COR_ADDR instruction is specified (COR_ADDR indicates the address where the correction program is located).

The reason for this branching into two levels, the CALLT instruction and BR instruction, is that only the base area can be branched with CALLT. There is no necessity to branch into two levels when RAM is to be allocated to the base area with the LOCATION instruction.

CHAPTER 28 FLASH MEMORY PROGRAMMING

The flash memory can be written when installed in the target system (on board). The dedicated flash programmer (Flashpro III (part No.: FL-PR3, PG-FP3)) is connected to the host machine and target system.

Writing to the flash memory can be performed using the flash memory write adapter connected to Flashpro III.

Remark FL-PR3 is a product of Naitou Densei Machida Mfg. Co., Ltd.

28.1 Selecting Communication Protocol

Flashpro III writes to flash memory by serial communication. The communication protocol is selected from Table 28-1 then writing is performed. The selection of the communication protocol has the format shown in Figure 28-1. Each communication protocol is selected by the number of VPP pulses shown in Table 28-1.


Table 28-1. Communication Protocols

| Communication Protocol | No. of Channels | Pins Used | No. of VPP Pulses |
|---|-----------------|---|-------------------|
| 3-wire serial I/O | 3 | SCK0/P27/SCL0 ^{Note 2} SO0/P26 SI0/P25/SDA0 ^{Note 2} | 0 |
| | | SCK1/ASCK1/P22 SO1/TxD1/P21 SI1/RxD1/P20 | 1 |
| | | SCK2/ASCK2/P72 SO2/TxD2/P71 SI2/RxD2/P70 | 2 |
| 3-wire serial I/O (handshake ^{Note 3}) | 1 | SCK0/P27/SCL0 ^{Note 2} SO0/P26 SI0/P25/SDA0 ^{Note 2} P24/BUZ | 3 |
| UART | 2 | TxD1/SO1/P21 RxD1/SI1/P20 | 8 |
| | | TxD2/SO2/P71 RxD2/SI2/P70 | 9 |

- Notes 1. Shifting to the flash memory programming mode sets all pins not used for flash memory programming to the same state as immediately after reset. Therefore, if the external device connected to each port do not acknowledge the port state immediately after reset, handling such as connecting to VDD via a resistor or connecting to Vss via a resistor is required.
 - **2.** μPD78F4216AY, 78F4218AY only
 - 3. μ PD78F4216A, 78F4216AY (other than K, E standards) μ PD78F4218A, 78F4218AY (all standards)

Caution Select the communication protocol by using the number of VPP pulses given in Table 28-1.

Figure 28-1. Communication Protocol Selection Format



28.2 Flash Memory Programming Functions

By transmitting and receiving various commands and data by the selected communication protocol, operations such as writing to the flash memory are performed. Table 28-2 shows the major functions.

Table 28-2. Major Functions in Flash Memory Programming

| Function | Description |
|------------------|---|
| Area erase | Erase the contents of the specified memory area. |
| Area blank check | Checks the erase state of the specified area. |
| Data write | Writes to the flash memory based on the start write address and the number of data written (number of bytes). |
| Area verify | Compares the data input to the contents of the specified memory area. |

28.3 Connecting Flashpro III

The connection between the Flashpro III and the μ PD78F4218A differs with the communication protocol. Figures 28-2 to 28-4 are the connection diagrams in each case.

Figure 28-2. Connection of Flashpro III in 3-Wire Serial I/O Mode (When Using 3-Wire Serial I/O)




Figure 28-3. Connection of Flashpro III in 3-Wire Serial I/O Mode (When Using Handshake)





Figure 28-4. Connection of Flashpro III in UART Mode (When Using UART)



Caution Connect the VPP pin directly to Vss or pull down. For the pull-down connection, use of resistors with a resistance between 470 Ω and 10 k Ω is recommended.

CHAPTER 29 INSTRUCTION OPERATION

29.1 Examples

(1) Operand expression format and description (1/2)

| Expression Format | Description |
|---------------------------|--|
| r, r'Note 1 | X(R0), A(R1), C(R2), B(R3), R4, R5, R6, R7, R8, R9, R10, R11, E(R12), D(R13), L(R14), H(R15) |
| r1 Note 1 | X(R0), A(R1), C(R2), B(R3), R4, R5, R6, R7 |
| r2 | R8, R9, R10, R11, E(R12), D(R13), L(R14), H(R15) |
| r3 | V, U, T, W |
| rp, rp ^{'Note 2} | AX(RP0), BC(RP1), RP2, RP3, VP(RP4), UP(RP5), DE(RP6), HL(RP7) |
| rp1 Note 2 | AX(RP0), BC(RP1), RP2, RP3 |
| rp2 | VP(RP4), UP(RP5), DE(RP6), HL(RP7) |
| rg, rg' | VVP(RG4), UUP(RG5), TDE(RG6), WHL(RG7) |
| sfr | Special function register symbol (see Table 3-6 Special Function Register (SFR) List) |
| sfrp | Special function register symbol (16-bit manipulation register: see Table 3-6 Special Function Register (SFR) List) |
| post ^{Note 2} | AX(RP0), BC(RP1), RP2, RP3, VP(RP4), UP(RP5)/PSW, DE(RP6), HL(RP7) Multiple descriptions are possible. However, UP is restricted to the PUSH/POP instruction, and PSW is restricted to the PUSHU/POPU instruction. |
| mem | [TDE], [WHL], [TDE+], [WHL+], [TDE-], [WHL-], [VVP], [UUP]: register indirect addressing [TDE+byte], [WHL+byte], [SP+byte], [UUP+byte], [VVP+byte]: based addressing imm24[A], imm24[B], imm24[DE], imm24[HL]: indexed addressing [TDE+A], [TDE+B], [TDE+C], [WHL+A], [WHL+B], [WHL+C], [VVP+DE], [VVP+HL]: based indexed addressing |
| mem1 | Everything under mem except [WHL+] and [WHL-] |
| mem2 | [TDE], [WHL] |
| mem3 | [AX], [BC], [RP2], [RP3], [VVP], [UUP], [TDE], [WHL] |

- **Notes 1.** By setting the RSS bit to 1, R4 to R7 can be used as X, A, C, and B. Use this function only when 78K/ III Series programs are also used.
 - 2. By setting the RSS bit to 1, RP2 and RP3 can be used as AX and BC. Use this function only when 78K/III Series programs are also used.

(1) Operand expression format and description (2/2)

| Expression Format | Description |
|-------------------|--|
| Note | |
| saddr, saddr' | FD20H to FF1FH Immediate data or label |
| saddr1 | FE00H to FEFFH Immediate data or label |
| saddr2 | FD20H to FDFFH, FF00H to FF1FH Immediate data or label |
| saddrp | FD20H to FF1EH Immediate data or label (when manipulating 16 bits) |
| saddrp1 | FE00H to FEFFH Immediate data or label (when manipulating 16 bits) |
| saddrp2 | FD20H to FDFFH, FF00H to FF1EH Immediate data or label (when manipulating 16 bits) |
| saddrg | FD20H to FEFDH Immediate data or label (when manipulating 24 bits) |
| saddrg1 | FE00H to FEFDH Immediate data or label (when manipulating 24 bits) |
| saddrg2 | FD20H to FDFFH Immediate data or label (when manipulating 24 bits) |
| addr24 | 0H to FFFFFH Immediate data or label |
| addr20 | 0H to FFFFFH Immediate data or label |
| addr16 | 0H to FFFFH Immediate data or label |
| addr11 | 800H to FFFH Immediate data or label |
| addr8 | 0FE00H to 0FEFFH ^{Note} Immediate data or label |
| addr5 | 40H to 7EH Immediate data or label |
| imm24 | 24-bit immediate data or label |
| word | 16-bit immediate data or label |
| byte | 8-bit immediate data or label |
| bit | 3-bit immediate data or label |
| n | 3-bit immediate data |
| locaddr | 00H or 0FH |

Note When 00H is set by the LOCATION instruction, these addresses become the addresses shown here. When 0FH is set by the LOCATION instruction, the values of the addresses shown here added to F0000H become the addresses.

(2) Operand column symbols

| Symbol | Description |
|--------|--------------------------------|
| + | Auto increment |
| _ | Auto decrement |
| # | Immediate data |
| ! | 16-bit absolute address |
| !! | 24-bit/20-bit absolute address |
| \$ | 8-bit relative address |
| \$! | 16-bit relative address |
| / | Bit reversal |
| [] | Indirect addressing |
| [%] | 24-bit indirect addressing |

(3) Flag column symbols

| Symbol | Description |
|---------|---|
| (Blank) | Not changed |
| 0 | Clear to zero. |
| 1 | Set to one. |
| × | Set or clear based on the result. |
| Р | Operate with the P/V flag as the parity flag. |
| V | Operate with the P/V flag as the overflow flag. |
| R | Restore the previously saved value. |

(4) Operation column symbols

| Symbol | Description |
|---------|---|
| jdisp8 | Two's complement data (8 bits) of the relative address distance between the start address of the next instruction and the branch address |
| jdisp16 | Two's complement data (16 bits) of the relative address distance between the start address of the next instruction and the branch address |
| РСнw | PC bits 16 to 19 |
| PCLW | PC bits 0 to 15 |

(5) Number of bytes in instruction that has mem in operand

| | mem Mode | Register Indire | ect Addressing | Based Addressing | Indexed Addressing | Based Indexed Addressing |
|---|--------------|-----------------|----------------|------------------|--------------------|--------------------------|
| Γ | No. of bytes | 1 | 2Note | 3 | 5 | 2 |

Note This becomes a 1-byte instruction only when [TDE], [WHL], [TDE+], [TDE-], [WHL+], or [WHL-] is described in mem in the MOV instruction.

(6) Number of bytes in instruction that has saddr, saddrp, r, or rp in operand

The number of bytes in an instruction that has saddr, saddrp, r, or rp in the operand is described in two parts divided by a slash (/). The following table shows the number of bytes in each one.

| Description | No. of Bytes on Left Side | No. of Bytes on Right Side |
|-------------|---------------------------|----------------------------|
| saddr | saddr2 | saddr1 |
| saddrp | saddrp2 | saddrp1 |
| r | r1 | r2 |
| rp | rp1 | rp2 |

(7) Descriptions of instructions with mem in operand and string instructions

The TDE, WHL, VVP, and UUP (24-bit registers) operands can be described by DE, HL, VP, and UP. However, when DE, HL, VP, and UP are described, they are handled as TDE, WHL, VVP, and UUP (24-bit registers).

29.2 List of Operations

(1) 8-bit data transfer instruction: MOV

| Mnemonic | Operand | Bytes | Operation | Flags | | | | | | |
|----------|-----------------|-------|-------------------------------|-------|---|----|-----|----|--|--|
| | | | | S | Z | AC | P/V | CY | | |
| MOV | r, #byte | 2/3 | $r \leftarrow \text{byte}$ | | | | | | | |
| | saddr, #byte | 3/4 | $(saddr) \leftarrow byte$ | | | | | | | |
| | sfr, #byte | 3 | sfr ← byte | | | | | | | |
| | !addr16,, #byte | 5 | (saddr16) ← byte | | | | | | | |
| | !!addr24, #byte | 6 | (addr24) ← byte | | | | | | | |
| | r, r' | 2/3 | $r \leftarrow r'$ | | | | | | | |
| | A, r | 1/2 | $A \leftarrow r$ | | | | | | | |
| | A, saddr2 | 2 | $A \leftarrow (saddr2)$ | | | | | | | |
| | r, saddr | 3 | $r \leftarrow (saddr)$ | | | | | | | |
| | saddr2, A | 2 | $(saddr2) \leftarrow A$ | | | | | | | |
| | saddr, r | 3 | $(saddr) \leftarrow r$ | | | | | | | |
| | A, sfr | 2 | $A \leftarrow sfr$ | | | | | | | |
| | r, sfr | 3 | $r \leftarrow sfr$ | | | | | | | |
| | sfr, A | 2 | $sfr \leftarrow A$ | | | | | | | |
| | sfr, r | 3 | $sfr \leftarrow r$ | | | | | | | |
| | saddr, saddr' | 4 | $(saddr) \leftarrow (saddr')$ | | | | | | | |
| | r, !addr16 | 4 | $r \leftarrow (addr16)$ | | | | | | | |
| | !addr16, r | 4 | $(addr16) \leftarrow r$ | | | | | | | |
| | r, !!addr24 | 5 | $r \leftarrow (addr24)$ | | | | | | | |
| | !!addr24, r | 5 | $(addr24) \leftarrow r$ | | | | | | | |
| | A, [saddrp] | 2/3 | $A \leftarrow ((saddrp))$ | | | | | | | |
| | A, [%saddrg] | 3/4 | $A \leftarrow ((saddrg))$ | | | | | | | |
| | A, mem | 1-5 | $A \leftarrow (mem)$ | | | | | | | |
| | [saddrp], A | 2/3 | $((saddrp)) \leftarrow A$ | | | | | | | |
| | [%saddrg], A | 3/4 | $((saddrg)) \leftarrow A$ | | | | | | | |
| | mem, A | 1-5 | $(mem) \leftarrow A$ | | | | | | | |
| | PSWL #byte | 3 | $PSW_{L} \leftarrow byte$ | × | × | × | × | × | | |
| | PSWH #byte | 3 | PSW _H ← byte | | | | | | | |
| | PSWL, A | 2 | $PSW_L \leftarrow A$ | × | × | × | × | × | | |
| | PSWH, A | 2 | $PSW_H \leftarrow A$ | | | | | | | |
| | A, PSWL | 2 | $A \leftarrow PSWL$ | | | | | | | |
| | A, PSWH | 2 | $A \leftarrow PSW_H$ | | | | | | | |
| | r3, #byte | 3 | r3 ← byte | | | | | | | |
| | A, r3 | 2 | A ← r3 | | | | | | | |
| | r3, A | 2 | r3 ← A | | | | | | | |

(2) 16-bit data transfer instruction: MOVW

| Mnemonic | Operand | Bytes | Operation | | | Flags | 5 | |
|----------|-----------------|-------|----------------------------|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| MOVW | rp, #word | 3 | rp ← word | | | | | |
| | saddrp, #word | 4/5 | (saddrp) ← word | | | | | |
| | sfrp, #word | 4 | sfrp ← word | | | | | |
| | !addr16, #word | 6 | (addr16) ← word | | | | | |
| | !!addr24, #word | 7 | (addr24) ← word | | | | | |
| | rp, rp' | 2 | rp ← rp' | | | | | |
| | AX, saddrp2 | 2 | AX ← (saddrp2) | | | | | |
| | rp, saddrp | 3 | $rp \leftarrow (saddrp)$ | | | | | |
| | saddrp2, AX | 2 | (saddrp2) ← AX | | | | | |
| | saddrp, rp | 3 | (saddrp) ← rp | | | | | |
| | AX, sfrp | 2 | AX ← sfrp | | | | | |
| | rp, sfrp | 3 | rp ← sfrp | | | | | |
| | sfrp, AX | 2 | sfrp ← AX | | | | | |
| | sfrp, rp | 3 | sfrp ← rp | | | | | |
| | saddrp, saddrp' | 4 | (saddrp) ← (saddrp') | | | | | |
| | rp, !addr16 | 4 | rp ← (addr16) | | | | | |
| | !addr16, rp | 4 | (addr16) ← rp | | | | | |
| | rp, !!addr24 | 5 | rp ← (addr24) | | | | | |
| | !!addr24, rp | 5 | (addr24) ← rp | | | | | |
| | AX, [saddrp] | 3/4 | $AX \leftarrow ((saddrp))$ | | | | | |
| | AX, [%saddrg] | 3/4 | $AX \leftarrow ((saddrg))$ | | | | | |
| | AX, mem | 2-5 | $AX \leftarrow (mem)$ | | | | | |
| | [saddrp], AX | 3/4 | ((saddrp)) ← AX | | | | | |
| | [%saddrg], AX | 3/4 | ((saddrg)) ← AX | | | | | |
| | mem, AX | 2-5 | (mem) ← AX | | | | | |

(3) 24-bit data transfer instruction: MOVG

| Mnemonic | Operand | Bytes | Operation | Flags | | | | |
|----------|----------------|-------|------------------|-------|---|----|-----|----|
| | | | | S | Z | AC | P/V | CY |
| MOVG | rg, #imm24 | 5 | rg ← imm24 | | | | | |
| | rg, rg' | 2 | rg ← rg' | | | | | |
| | rg, !!addr24 | 5 | rg ← (addr24) | | | | | |
| | !!addr24, rg | 5 | (addr24) ← rg | | | | | |
| | rg, saddrg | 3 | rg ← (saddrg) | | | | | |
| | saddrg, rg | 3 | (saddrg) ← rg | | | | | |
| | WHL, [%saddrg] | 3/4 | WHL ← ((saddrg)) | | | | | |
| | [%saddrg], WHL | 3/4 | ((saddrg)) ← WHL | | | | | |
| | WHL, mem1 | 2-5 | WHL ← (mem1) | | | | | |
| | mem1, WHL | 2-5 | (mem1) ← WHL | | | | | |

(4) 8-bit data exchange instruction: XCH

| Mnemonic | Operand | Bytes | Operation | Flags | | | | |
|----------|---------------|-------|------------------------------------|-------|---|----|-----|----|
| | | | | S | Z | AC | P/V | CY |
| XCH | r, r' | 2/3 | $r \leftrightarrow r'$ | | | | | |
| | A, r | 1/2 | $A \leftrightarrow r$ | | | | | |
| | A, saddr2 | 2 | $A \leftrightarrow (saddr2)$ | | | | | |
| | r, saddr | 3 | $r \leftrightarrow (saddr)$ | | | | | |
| | r, sfr | 3 | $r \leftrightarrow sfr$ | | | | | |
| | saddr, saddr' | 4 | $(saddr) \leftrightarrow (saddr')$ | | | | | |
| | r, !addr16 | 4 | $r \leftrightarrow (addr16)$ | | | | | |
| | r, !!addr24 | 5 | $r \leftrightarrow (addr24)$ | | | | | |
| | A, [saddrp] | 2/3 | $A \leftrightarrow ((saddrp))$ | | | | | |
| | A, [%saddrg] | 3/4 | $A \leftrightarrow ((saddrg))$ | | | | | |
| | A, mem | 2-5 | $A \leftrightarrow (mem)$ | | | | | |

(5) 16-bit data exchange instruction: XCHW

| Mnemonic | Operand | Bytes | Operation | Flags | | | | |
|----------|-----------------|-------|--------------------------------------|-------|---|----|-----|----|
| | | | | S | Z | AC | P/V | CY |
| XCHW | rp, rp' | 2 | $rp \leftrightarrow rp'$ | | | | | |
| | AX, saddrp2 | 2 | $AX \leftrightarrow (saddrp2)$ | | | | | |
| | rp, saddrp | 3 | $rp \leftrightarrow (saddrp)$ | | | | | |
| | rp, sfrp | 3 | $rp \leftrightarrow sfrp$ | | | | | |
| | AX, [saddrp] | 3/4 | $AX \leftrightarrow ((saddrp))$ | | | | | |
| | AX, [%saddrg] | 3/4 | $AX \leftrightarrow ((saddrg))$ | | | | | |
| | AX, !addr16 | 4 | $AX \leftrightarrow (addr16)$ | | | | | |
| | AX, !laddr24 | 5 | $AX \leftrightarrow (addr24)$ | | | | | |
| | saddrp, saddrp' | 4 | $(saddrp) \leftrightarrow (saddrp')$ | | | | | |
| | AX, mem | 2-5 | $AX \leftrightarrow (mem)$ | | | | | |

(6) 8-bit arithmetic instructions: ADD, ADDC, SUB, SUBC, CMP, AND, OR, XOR

| Mnemonic | Operand | Bytes | Operation | | | Flags | 5 | |
|----------|---------------|-------|--|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| ADD | A, #byte | 2 | A, CY ← A + byte | × | × | × | V | × |
| | r, #byte | 3 | $r, CY \leftarrow r + byte$ | × | × | × | V | × |
| | saddr, #byte | 3/4 | (saddr), $CY \leftarrow$ (saddr) + byte | × | × | × | V | × |
| | sfr, #byte | 4 | sfr, CY ← sfr + byte | × | × | × | V | × |
| | r, r' | 2/3 | $r, CY \leftarrow r + r'$ | × | × | × | V | × |
| | A, saddr2 | 2 | A, CY ← A + (saddr2) | × | × | × | V | × |
| | r, saddr | 3 | $r, CY \leftarrow r + (saddr)$ | × | × | × | V | × |
| | saddr, r | 3 | $(saddr), CY \leftarrow (saddr) + r$ | × | × | × | V | × |
| - | r, sfr | 3 | $r, CY \leftarrow r + sfr$ | × | × | × | V | × |
| | sfr, r | 3 | $sfr, CY \leftarrow sfr + r$ | × | × | × | V | × |
| | saddr, saddr' | 4 | (saddr), CY ← (saddr) + (saddr') | × | × | × | V | × |
| | A, [saddrp] | 3/4 | $A, CY \leftarrow A + ((saddrp))$ | × | × | × | V | × |
| | A, [%saddrg] | 3/4 | $A, CY \leftarrow A + ((saddrg))$ | × | × | × | V | × |
| | [saddrp], A | 3/4 | $((saddrp)), CY \leftarrow ((saddrp)) + A$ | × | × | × | V | × |
| | [%saddrg], A | 3/4 | $((saddrg)), CY \leftarrow ((saddrg)) + A$ | × | × | × | V | × |
| | A, !addr16 | 4 | $A, CY \leftarrow A + (addr16)$ | × | × | × | V | × |
| | A, !!addr24 | 5 | A, CY \leftarrow A + (addr24) | × | × | × | V | × |
| | !addr16, A | 4 | (addr16), CY ← (addr16) + A | × | × | × | V | × |
| | !!addr24, A | 5 | (addr24), CY ← (addr24) + A | × | × | × | V | × |
| | A, mem | 2-5 | A, CY ← A + (mem) | × | × | × | V | × |
| | mem, A | 2-5 | (mem), $CY \leftarrow (mem) + A$ | × | × | × | V | × |

| Mnemonic | Operand | Bytes | Operation | | | Flags | 3 | |
|----------|---------------|-------|--|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| ADDC | A, #byte | 2 | A, CY ← A + byte + CY | × | × | × | ٧ | × |
| | r, #byte | 3 | $r, CY \leftarrow r + byte + CY$ | × | × | × | V | × |
| | saddr, #byte | 3/4 | (saddr), CY ← (saddr) + byte + CY | × | × | × | V | × |
| | sfr, #byte | 4 | sfr, CY ← sfr + byte + CY | × | × | × | V | × |
| | r, r' | 2/3 | $r, CY \leftarrow r + r' + CY$ | × | × | × | V | × |
| | A, saddr2 | 2 | $A, CY \leftarrow A + (saddr2) + CY$ | × | × | × | V | × |
| | r, saddr | 3 | $r, CY \leftarrow r + (saddr) + CY$ | × | × | × | V | × |
| | saddr, r | 3 | (saddr), $CY \leftarrow (saddr) + r + CY$ | × | × | × | V | × |
| | r, sfr | 3 | $r, CY \leftarrow r + sfr + CY$ | × | × | × | V | × |
| | sfr, r | 3 | $sfr, CY \leftarrow sfr + r + CY$ | × | × | × | V | × |
| | saddr, saddr' | 4 | $(saddr), CY \leftarrow (saddr) + (saddr') + CY$ | × | × | × | V | × |
| | A, [saddrp] | 3/4 | $A, CY \leftarrow A + ((saddrp)) + CY$ | × | × | × | V | × |
| | A, [%saddrg] | 3/4 | $A, CY \leftarrow A + ((saddrg) + CY)$ | × | × | × | V | × |
| | [saddrp], A | 3/4 | $((saddrp)), CY \leftarrow ((saddrp)) + A + CY$ | × | × | × | V | × |
| | [%saddrg], A | 3/4 | $((saddrg)), CY \leftarrow ((saddrp)) + A + CY$ | × | × | × | V | × |
| | A, !addr16 | 4 | A, CY ← A + (addr16) + CY | × | × | × | V | × |
| | A, !!addr24 | 5 | $A, CY \leftarrow A + (addr24) + CY$ | × | × | × | V | × |
| | !addr16, A | 4 | (addr16), $CY \leftarrow (addr16) + A + CY$ | × | × | × | V | × |
| | !!addr24, A | 5 | (addr24), CY ← (addr24) + A + CY | × | × | × | V | × |
| | A, mem | 2-5 | $A, CY \leftarrow A + (mem) + CY$ | × | × | × | V | × |
| | mem, A | 2-5 | (mem), $CY \leftarrow (mem) + A + CY$ | × | × | × | V | × |

| Mnemonic | Operand | Bytes | Operation | | | Flags | 3 | |
|----------|---------------|-------|--|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| SUB | A, #byte | 2 | A, CY ← A − byte | × | × | × | V | × |
| | r, #byte | 3 | $r, CY \leftarrow r - byte$ | × | × | × | V | × |
| | saddr, #byte | 3/4 | (saddr), CY ← (saddr) – byte | × | × | × | V | × |
| | sfr, #byte | 4 | sfr, CY ← sfr – byte | × | × | × | ٧ | × |
| | r, r' | 2/3 | $r, CY \leftarrow r - r'$ | × | × | × | V | × |
| | A, saddr2 | 2 | A, CY ← A − (saddr2) | × | × | × | V | × |
| | r, saddr | 3 | $r, CY \leftarrow r - (saddr)$ | × | × | × | V | × |
| | saddr, r | 3 | (saddr), $CY \leftarrow (saddr) - r$ | × | × | × | V | × |
| | r, sfr | 3 | $r, CY \leftarrow r - sfr$ | × | × | × | V | × |
| | sfr, r | 3 | sfr, CY ← sfr − r | × | × | × | V | × |
| | saddr, saddr' | 4 | $(saddr),CY \leftarrow (saddr) - (saddr')$ | × | × | × | V | × |
| | A, [saddrp] | 3/4 | $A, CY \leftarrow A - ((saddrp))$ | × | × | × | V | × |
| | A, [%saddrg] | 3/4 | $A, CY \leftarrow A - ((saddrg))$ | × | × | × | V | × |
| | [saddrp], A | 3/4 | $((saddrp)), CY \leftarrow ((saddrp)) - A$ | × | × | × | V | × |
| | [%saddrg], A | 3/4 | $((saddrg)), \ CY \leftarrow ((saddrg)) - A$ | × | × | × | V | × |
| | A, !addr16 | 4 | $A, CY \leftarrow A - (addr16)$ | × | × | × | V | × |
| | A, !!addr24 | 5 | $A, CY \leftarrow A - (addr24)$ | × | × | × | V | × |
| | !addr16, A | 4 | (addr16), CY ← (addr16) – A | × | × | × | V | × |
| | !!addr24, A | 5 | (addr24), CY ← (addr24) − A | × | × | × | V | × |
| | A, mem | 2-5 | $A, CY \leftarrow A - (mem)$ | × | × | × | V | × |
| | mem, A | 2-5 | (mem), CY ← (mem) – A | × | × | × | V | × |

| Mnemonic | Operand | Bytes | Operation | | | Flags | 3 | |
|----------|---------------|-------|---|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| SUBC | A, #byte | 2 | $A, CY \leftarrow A - byte - CY$ | × | × | × | ٧ | × |
| | r, #byte | 3 | $r,CY \leftarrow r - byte - CY$ | × | × | × | V | × |
| | saddr, #byte | 3/4 | $(saddr),CY \leftarrow (saddr) - byte - CY$ | × | × | × | V | × |
| | sfr, #byte | 4 | sfr, CY ← sfr – byte – CY | × | × | × | V | × |
| | r, r' | 2/3 | $r, CY \leftarrow r - r' - CY$ | × | × | × | V | × |
| | A, saddr2 | 2 | A, CY ← A − (saddr2) − CY | × | × | × | V | × |
| | r, saddr | 3 | $r, CY \leftarrow r - (saddr) - CY$ | × | × | × | V | × |
| | saddr, r | 3 | $(saddr), CY \leftarrow (saddr) - r - CY$ | × | × | × | V | × |
| | r, sfr | 3 | $r, CY \leftarrow r - sfr - CY$ | × | × | × | V | × |
| | sfr, r | 3 | $sfr, CY \leftarrow sfr - r - CY$ | × | × | × | V | × |
| | saddr, saddr' | 4 | $(saddr),CY \leftarrow (saddr) - (saddr') - CY$ | × | × | × | V | × |
| | A, [saddrp] | 3/4 | $A, CY \leftarrow A - ((saddrp)) - CY$ | × | × | × | V | × |
| | A, [%saddrg] | 3/4 | $A, CY \leftarrow A - ((saddrg)) - CY$ | × | × | × | V | × |
| | [saddrp], A | 3/4 | $((saddrp)), CY \leftarrow ((saddrp)) - A - CY$ | × | × | × | V | × |
| | [%saddrg], A | 3/4 | $((saddrg)), CY \leftarrow ((saddrg)) - A - CY$ | × | × | × | V | × |
| | A, !addr16 | 4 | $A, CY \leftarrow A - (addr16) - CY$ | × | × | × | V | × |
| | A, !laddr24 | 5 | $A, CY \leftarrow A - (addr24) - CY$ | × | × | × | V | × |
| | !addr16, A | 4 | (addr16), CY ← (addr16) − A − CY | × | × | × | V | × |
| | !!addr24, A | 5 | (addr24), CY ← (addr24) − A − CY | × | × | × | V | × |
| | A, mem | 2-5 | $A, CY \leftarrow A - (mem) - CY$ | × | × | × | V | × |
| | mem, A | 2-5 | (mem), $CY \leftarrow (mem) - A - CY$ | × | × | × | ٧ | × |

| Mnemonic | Operand | Bytes | Operation | | | Flags | 3 | |
|----------|---------------|-------|--------------------|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| CMP | A, #byte | 2 | A – byte | × | × | × | V | × |
| | r, #byte | 3 | r – byte | × | × | × | V | × |
| | saddr, #byte | 3/4 | (saddr) - byte | × | × | × | V | × |
| | sfr, #byte | 4 | sfr – byte | × | × | × | V | × |
| | r, r' | 2/3 | r – r' | × | × | × | V | × |
| | A, saddr2 | 2 | A – (saddr2) | × | × | × | V | × |
| | r, saddr | 3 | r - (saddr) | × | × | × | V | × |
| | saddr, r | 3 | (saddr) - r | × | × | × | V | × |
| | r, sfr | 3 | r – sfr | × | × | × | V | × |
| | sfr, r | 3 | sfr – r | × | × | × | V | × |
| | saddr, saddr' | 4 | (saddr) - (saddr') | × | × | × | V | × |
| | A, [saddrp] | 3/4 | A - ((saddrp)) | × | × | × | V | × |
| | A, [%saddrg] | 3/4 | A - ((saddrg)) | × | × | × | V | × |
| | [saddrp], A | 3/4 | ((saddrp)) - A | × | × | × | V | × |
| | [%saddrg], A | 3/4 | ((saddrg)) - A | × | × | × | V | × |
| | A, !addr16 | 4 | A – (addr16) | × | × | × | V | × |
| | A, !!addr24 | 5 | A – (addr24) | × | × | × | V | × |
| | !addr16, A | 4 | (addr16) - A | × | × | × | V | × |
| | !!addr24, A | 5 | (addr24) - A | × | × | × | V | × |
| | A, mem | 2-5 | A – (mem) | × | × | × | V | × |
| | mem, A | 2-5 | (mem) – A | × | × | × | ٧ | × |

| Mnemonic | Operand | Bytes | Operation | | | Flags | |
|----------|---------------|-------|---|---|---|--------|----|
| | | | | S | Z | AC P/V | CY |
| AND | A, #byte | 2 | A ← A ∧ byte | × | × | Р | |
| | r, #byte | 3 | $r \leftarrow r \land byte$ | × | × | Р | |
| | saddr, #byte | 3/4 | $(saddr) \leftarrow (saddr) \land byte$ | × | × | Р | |
| | sfr, #byte | 4 | sfr ← sfr∧byte | × | × | Р | |
| | r, r' | 2/3 | $r \leftarrow r \land r'$ | × | × | Р | |
| | A, saddr2 | 2 | $A \leftarrow A \land (saddr2)$ | × | × | Р | |
| | r, saddr | 3 | $r \leftarrow r \land (saddr)$ | × | × | Р | |
| | saddr, r | 3 | $(saddr) \leftarrow (saddr) \wedge r$ | × | × | Р | |
| | r, sfr | 3 | $r \leftarrow r \land sfr$ | × | × | Р | |
| | sfr, r | 3 | $sfr \leftarrow sfr \land r$ | × | × | Р | |
| | saddr, saddr' | 4 | $(saddr) \leftarrow (saddr) \land (saddr')$ | × | × | Р | |
| | A, [saddrp] | 3/4 | $A \leftarrow A \land ((saddrp))$ | × | × | Р | |
| | A, [%saddrg] | 3/4 | $A \leftarrow A \land ((saddrg))$ | × | × | Р | |
| | [saddrp], A | 3/4 | $((saddrp)) \leftarrow ((saddrp)) \land A$ | × | × | Р | |
| | [%saddrg], A | 3/4 | $((saddrg)) \leftarrow ((saddrg)) \land A$ | × | × | Р | |
| | A, !addr16 | 4 | $A \leftarrow A \land (addr16)$ | × | × | Р | |
| | A, !!addr24 | 5 | $A \leftarrow A \land (addr24)$ | × | × | Р | |
| | !addr16, A | 4 | $(addr16) \leftarrow (addr16) \land A$ | × | × | Р | |
| | !!addr24, A | 5 | (addr24) ← (aaddr24) ∧A | × | × | Р | |
| | A, mem | 2-5 | $A \leftarrow A \land (mem)$ | × | × | Р | |
| | mem, A | 2-5 | $(mem) \leftarrow (mem) \land A$ | × | × | Р | |

| Mnemonic | Operand | Bytes | Operation | | | Flags |
|----------|---------------|-------|--|---|---|-----------|
| | | | | S | Z | AC P/V CY |
| OR | A, #byte | 2 | A ← A∨byte | × | × | Р |
| | r, #byte | 3 | $r \leftarrow r \lor byte$ | × | × | Р |
| | saddr, #byte | 3/4 | $(saddr) \leftarrow (saddr) \lor byte$ | × | × | Р |
| | sfr, #byte | 4 | $sfr \leftarrow sfr \lor byte$ | × | × | Р |
| | r, r' | 2/3 | $r \leftarrow r \lor r'$ | × | × | Р |
| | A, saddr2 | 2 | $A \leftarrow A \lor \text{ (saddr2)}$ | × | × | Р |
| | r, saddr | 3 | $r \leftarrow r \lor \text{ (saddr)}$ | × | × | Р |
| | saddr, r | 3 | $(saddr) \leftarrow (saddr) \ \lor r$ | × | × | Р |
| | r, sfr | 3 | $r \leftarrow r \vee sfr$ | × | × | Р |
| | sfr, r | 3 | $sfr \leftarrow sfr \lor r$ | × | × | Р |
| | saddr, saddr' | 4 | $(saddr) \leftarrow (saddr) \ \lor \ (saddr')$ | × | × | Р |
| | A, [saddrp] | 3/4 | $A \leftarrow A \lor ((saddrp))$ | × | × | Р |
| | A, [%saddrg] | 3/4 | $A \leftarrow A \lor ((saddrg))$ | × | × | Р |
| | [saddrp], A | 3/4 | $((saddrp)) \leftarrow ((saddrp)) \ \lor A$ | × | × | Р |
| | [%saddrg], A | 3/4 | $((saddrg)) \leftarrow ((saddrg)) \ \lor A$ | × | × | Р |
| | A, !addr16 | 4 | $A \leftarrow A \lor (addr16)$ | × | × | Р |
| | A, !!addr24 | 5 | $A \leftarrow A \lor (saddr24)$ | × | × | Р |
| | !addr16, A | 4 | $(addr16) \leftarrow (addr16) \lor A$ | × | × | Р |
| | !!addr24, A | 5 | (addr24) ← (aaddr24) ∨A | × | × | Р |
| | A, mem | 2-5 | $A \leftarrow A \lor \text{ (mem)}$ | × | × | Р |
| | mem, A | 2-5 | $(mem) \leftarrow (mem) \ \lor A$ | × | × | Р |

| Mnemonic | Operand | Bytes | Operation | | | Flags | |
|----------|---------------|-------|---|---|---|--------|----|
| | | | | S | Z | AC P/V | CY |
| XOR | A, #byte | 2 | $A \leftarrow A \ \forall \ \text{byte}$ | × | × | Р | |
| | r, #byte | 3 | $r \leftarrow r \ \forall \ \text{byte}$ | × | × | Р | |
| | saddr, #byte | 3/4 | $(saddr) \leftarrow (saddr) \ \forall \ byte$ | × | × | Р | |
| | sfr, #byte | 4 | $sfr \leftarrow sfr \ \forall \ byte$ | × | × | Р | |
| | r, r' | 2/3 | $r \leftarrow r \ \forall \ r'$ | × | × | Р | |
| | A, saddr2 | 2 | $A \leftarrow A \forall (saddr2)$ | × | × | Р | |
| | r, saddr | 3 | $r \leftarrow r \forall (saddr)$ | × | × | Р | |
| | saddr, r | 3 | $(saddr) \leftarrow (saddr) \ \forall \ r$ | × | × | Р | |
| | r, sfr | 3 | $r \leftarrow r \ \forall \ sfr$ | × | × | Р | |
| | sfr, r | 3 | $str \leftarrow str \ \forall \ r$ | × | × | Р | |
| | saddr, saddr' | 4 | $(saddr) \leftarrow (saddr) \ \forall \ (saddr')$ | × | × | Р | |
| | A, [saddrp] | 3/4 | $A \leftarrow A \forall ((saddrp))$ | × | × | Р | |
| | A, [%saddrg] | 3/4 | $A \leftarrow A \forall ((saddrg))$ | × | × | Р | |
| | [saddrp], A | 3/4 | $((saddrp)) \leftarrow ((saddrp)) \ \forall A$ | × | × | Р | |
| | [%saddrg], A | 3/4 | $((saddrg)) \leftarrow ((saddrg)) \ \forall A$ | × | × | Р | |
| | A, !addr16 | 4 | $A \leftarrow A \forall (addr16)$ | × | × | Р | |
| | A, !!addr24 | 5 | $A \leftarrow A \forall (addr24)$ | × | × | Р | |
| | !addr16, A | 4 | $(addr16) \leftarrow (addr16) \ \forall A$ | × | × | Р | |
| | !!addr24, A | 5 | (addr24) ← (aaddr24) ∀ A | × | × | Р | |
| | A, mem | 2-5 | $A \leftarrow A \forall \text{ (mem)}$ | × | × | Р | |
| | mem, A | 2-5 | $(mem) \leftarrow (mem) \ \forall A$ | × | × | Р | |

(7) 16-bit arithmetic instructions: ADDW, SUBW, CMPW

| Mnemonic | Operand | Bytes | Operation | | | Flags | 3 | |
|----------|-----------------|-------|---|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| ADDW | AX, #word | 3 | $AX,CY\leftarrowAX+word$ | × | × | × | V | × |
| | rp, #word | 4 | $rp, CY \leftarrow rp + word$ | × | × | × | V | × |
| | rp, rp' | 2 | rp, CY ← rp + rp' | × | × | × | V | × |
| | AX, saddrp2 | 2 | $AX,CY\leftarrowAX+(saddrp2)$ | × | × | × | V | × |
| | rp, saddrp | 3 | rp, CY ← rp + (saddrp) | × | × | × | V | × |
| | saddrp, rp | 3 | $(saddrp),CY \leftarrow (saddrp) + rp$ | × | × | × | V | × |
| | rp, sfrp | 3 | rp, CY ← rp + sfrp | × | × | × | V | × |
| | sfrp, rp | 3 | sfrp, CY ← sfrp + rp | × | × | × | V | × |
| | saddrp, #word | 4/5 | $(saddrp),CY \leftarrow (saddrp) + word$ | × | × | × | V | × |
| | sfrp, #word | 5 | $sfrp, CY \leftarrow sfrp + word$ | × | × | × | V | × |
| | saddrp, saddrp' | 4 | $(saddrp),CY \leftarrow (saddrp) + (saddrp')$ | × | × | × | V | × |
| SUBW | AX, #word | 3 | $AX, CY \leftarrow AX - word$ | × | × | × | V | × |
| | rp, #word | 4 | $rp, CY \leftarrow rp - word$ | × | × | × | V | × |
| | rp, rp' | 2 | $rp, CY \leftarrow rp - rp'$ | × | × | × | V | × |
| | AX, saddrp2 | 2 | $AX,CY\leftarrowAX-(saddrp2)$ | × | × | × | V | × |
| | rp, saddrp | 3 | $rp, CY \leftarrow rp - (saddrp)$ | × | × | × | V | × |
| | saddrp, rp | 3 | $(saddrp),CY \leftarrow (saddrp) - rp$ | × | × | × | V | × |
| | rp, sfrp | 3 | $rp, CY \leftarrow rp - sfrp$ | × | × | × | V | × |
| | sfrp, rp | 3 | $sfrp, CY \leftarrow sfrp - rp$ | × | × | × | V | × |
| | saddrp, #word | 4/5 | $(saddrp),CY \leftarrow (saddrp) - word$ | × | × | × | V | × |
| | sfrp, #word | 5 | $sfrp, CY \leftarrow sfrp - word$ | × | × | × | V | × |
| | saddrp, saddrp' | 4 | $(saddrp),CY \leftarrow (saddrp) - (saddrp')$ | × | × | × | V | × |
| CMPW | AX, #word | 3 | AX – word | × | × | × | V | × |
| | rp, #word | 4 | rp – word | × | × | × | V | × |
| | rp, rp' | 2 | rp – rp' | × | × | × | V | × |
| | AX, saddrp2 | 2 | AX – (saddrp2) | × | × | × | V | × |
| | rp, saddrp | 3 | rp – (saddrp) | × | × | × | V | × |
| | saddrp, rp | 3 | (saddrp) - rp | × | × | × | V | × |
| | rp, sfrp | 3 | rp – sfrp | × | × | × | V | × |
| | sfrp, rp | 3 | sfrp – rp | × | × | × | V | × |
| | saddrp, #word | 4/5 | (saddrp) – word | × | × | × | V | × |
| | sfrp, #word | 5 | sfrp – word | × | × | × | V | × |
| | saddrp, saddrp' | 4 | (saddrp) - (saddrp') | × | × | × | V | × |

(8) 24-bit arithmetic instructions: ADDG, SUBG

| Mnemonic | Operand | Bytes | Operation | | | Flags | 6 | |
|----------|-------------|-------|------------------------------|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| ADDG | rg, rg' | 2 | $rg, CY \leftarrow rg + rg'$ | × | × | × | V | × |
| | rg, #imm24 | 5 | rg, CY ← rg + imm24 | × | × | × | V | × |
| | WHL, saddrg | 3 | WHL, CY ← WHL + (saddrg) | × | × | × | V | × |
| SUBG | rg, rg' | 2 | $rg, CY \leftarrow rg - rg'$ | × | × | × | V | × |
| | rg, #imm24 | 5 | rg, CY ← rg − imm24 | × | × | × | V | × |
| | WHL, saddrg | 3 | WHL, CY ← WHL − (saddrg) | × | × | × | V | × |

(9) Multiply/divide instructions: MULU, MULUW, MULW, DIVUW, DIVUX

| Mnemonic | Operand | Bytes | Operation | | S | | | |
|----------|---------|-------|---|---|---|----|-----|----|
| | | | | S | Z | AC | P/V | CY |
| MULU | r | 2/3 | $AX \leftarrow AXr$ | | | | | |
| MULUW | rp | 2 | AX (high order), rp (low order) \leftarrow AXXrp | | | | | |
| MULW | rp | 2 | AX (high order), rp (low order) \leftarrow AXXrp | | | | | |
| DIVUW | r | 2/3 | AX (quotient), r (remainder) \leftarrow AX \div r ^{Note 1} | | | | | |
| DIVUX | rp | 2 | AXDE (quotient), rp (remainder) \leftarrow AXDE \div rp ^{Note 2} | | | | | |

Notes 1. When r = 0, $r \leftarrow X$, $AX \leftarrow FFFFH$

2. When rp = 0, $rp \leftarrow DE$, $AXDE \leftarrow FFFFFFFH$

(10) Special arithmetic instructions: MACW, MACSW, SACW

| Mnemonic | Operand | Bytes | Operation | | | Flags | 6 | |
|----------|----------------|-------|---|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| MACW | byte | 3 | $\begin{aligned} AXDE &\leftarrow (B) \; X \; (C) + AXDE, \; B \leftarrow B + 2, \\ C &\leftarrow C + 2, \; byte \leftarrow byte - 1 \\ End \; if \; (byte = 0 \; or \; P/V = 1) \end{aligned}$ | × | × | × | V | × |
| MACSW | byte | 3 | $\begin{aligned} AXDE \leftarrow (B) \; X \; (C) \; + \; AXDE, \; B \leftarrow B \; + \; 2, \\ C \leftarrow C \; + \; 2, \; byte \leftarrow \; byte \; - \; 1 \\ if \; byte \; = \; 0 \; then \; End \\ if \; P/V \; = \; 1 \; then \; if \; overflow \; AXDE \leftarrow \; 7FFFFFFFH, \; End \\ if \; underflow \; AXDE \; \leftarrow \; 800000000H, \; End \end{aligned}$ | × | × | × | V | × |
| SACW | [TDE+], [WHL+] | 4 | $\begin{array}{l} AX \leftarrow \ \ (TDE) - (WHL) \ \ + \ AX, \\ TDE \leftarrow TDE + 2, \ WHL \leftarrow WHL + 2 \\ C \leftarrow C - 1 \ End \ if \ (C = 0 \ or \ CY = 1) \end{array}$ | × | × | × | V | × |

(11) Increment and decrement instructions: INC, DEC, INCW, DECW, INCG, DECG

| Mnemonic | Operand | Bytes | Operation | | | Flag | S | |
|----------|---------|-------|------------------------------------|---|---|------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| INC | r | 1/2 | r ← r + 1 | × | × | × | V | |
| | saddr | 2/3 | (saddr) ← (saddr) + 1 | × | × | × | V | |
| DEC | r | 1/2 | $r \leftarrow r - 1$ | × | × | × | V | |
| | saddr | 2/3 | $(saddr) \leftarrow (saddr) - 1$ | × | × | × | V | |
| INCW | rp | 2/1 | rp ← rp + 1 | | | | | |
| | saddrp | 3/4 | (saddrp) ← (saddrp) + 1 | | | | | |
| DECW | rp | 2/1 | rp ← rp − 1 | | | | | |
| | saddrp | 3/4 | $(saddrp) \leftarrow (saddrp) - 1$ | | | | | |
| INCG | rg | 2 | rg ← rg + 1 | | | | | |
| DECG | rg | 2 | rg ← rg − 1 | | | | | |

(12) Decimal adjust instructions: ADJBA, ADJBS, CVTBW

| Mnemonic | Operand | Bytes | Operation | | 5 | | | |
|----------|---------|-------|--|---|---|----|-----|----|
| | | | | S | Z | AC | P/V | CY |
| ADJBA | | 2 | Decimal Adjust Accumulator after Addition | × | × | × | Р | × |
| ADJBS | | 2 | Decimal Adjust Accumulator after Subtract | × | × | × | Р | × |
| CVTBW | | 1 | $X \leftarrow A, A \leftarrow 00H \text{ if } A_7 = 0$ | | | | | |
| | | | $X \leftarrow A, A \leftarrow FFH \text{ if } A_7 = 1$ | | | | | |

(13) Shift and rotate instructions: ROR, ROL, RORC, ROLC, SHR, SHL, SHRW, SHLW, ROR4, ROL4

| Mnemonic | Operand | Bytes | Operation | | | | Flags | 3 | |
|----------|---------|-------|---|--------------|---|---|-------|-----|----|
| | | | | | S | Z | AC | P/V | CY |
| ROR | r, n | 2/3 | $(CY,r_7\leftarrow r_0,r_{m-1}\leftarrow r_m)\times n$ | n = 0 to 7 | | | | Р | × |
| ROL | r, n | 2/3 | $(CY, r_0 \leftarrow r_7, r_{m+1} \leftarrow r_m) \times n$ | n = 0 to 7 | | | | Р | × |
| RORC | r, n | 2/3 | $(CY \leftarrow r_0, r_7 \leftarrow CY, r_{m-1} \leftarrow r_m) \times n$ | n = 0 to 7 | | | | Р | × |
| ROLC | r, n | 2/3 | $(CY \leftarrow r_7, r_0 \leftarrow CY, r_{m+1} \leftarrow r_m) \times n$ | n = 0 to 7 | | | | Р | × |
| SHR | r, n | 2/3 | $(CY \leftarrow r_0, r_7 \leftarrow 0, r_{m-1} \leftarrow r_m) \times n$ | n = 0 to 7 | × | × | 0 | Р | × |
| SHL | r, n | 2/3 | $(CY \leftarrow r_7, r_0 \leftarrow 0, r_{m+1} \leftarrow r_m) \times n$ | n = 0 to 7 | × | × | 0 | Р | × |
| SHRW | rp, n | 2 | $(CY \leftarrow rp_0, rp_{15} \leftarrow 0, rp_{m-1} \leftarrow rp_m) \times n$ | n = 0 to 7 | × | × | 0 | Р | × |
| SHLW | rp, n | 2 | $(CY \leftarrow rp_{15}, rp_0 \leftarrow 0, rp_{m+1} \leftarrow rp_m) \times n$ | n = 0 to 7 | × | × | 0 | Р | × |
| ROR4 | mem3 | 2 | $A_{3-0} \leftarrow (mem3)_{3-0}, (mem3)_{7-4} \leftarrow A_{3-0}, (mem3)_{3-0} \leftarrow (mem3)_{7-4}$ | | | | | | |
| ROL4 | mem3 | 2 | $A_{3-0} \leftarrow (mem3)_{7-4}, (mem3)_{3-0} \leftarrow A_{3-0}, \\ (mem3)_{7-4} \leftarrow (mem3)_{3-0}$ | | | | | | |

(14) Bit manipulation instructions: MOV1, AND1, OR1, XOR1, NOT1, SET1, CLR1

| Mnemonic | Operand | Bytes | Operation | Flags |
|----------|------------------|-------|-----------------------------|---------------|
| | | | | S Z AC P/V CY |
| MOV1 | CY, saddr.bit | 3/4 | $CY \leftarrow (saddr.bit)$ | × |
| | CY, sfr.bit | 3 | $CY \leftarrow sfr.bit$ | × |
| | CY, X.bit | 2 | $CY \leftarrow X.bit$ | × |
| | CY, A.bit | 2 | CY ← A.bit | × |
| | CY, PSWL.bit | 2 | $CY \leftarrow PSW$ L.bit | × |
| | CY, PSWH.bit | 2 | CY ← PSW _H .bit | × |
| | CY, !addr16.bit | 5 | CY ← !addr16.bit | × |
| | CY, !!addr24.bit | 2 | CY ← !!addr24.bit | × |
| | CY, mem2.bit | 2 | CY ← mem2.bit | × |
| | saddr.bit, CY | 3/4 | (saddr.bit) ← CY | |
| | sfr.bit, CY | 3 | sfr.bit ← CY | |
| | X.bit, CY | 2 | X.bit ← CY | |
| | A.bit, CY | 2 | A.bit ← CY | |
| | PSWL.bit, CY | 2 | $PSW_L.bit \leftarrow CY$ | × × × × × |
| | PSWH.bit, CY | 2 | PSW _H .bit ← CY | |
| | !addr16.bit, CY | 5 | !addr16.bit ← CY | |
| | !!addr24.bit, CY | 6 | !!addr24.bit ← CY | |
| | mem2.bit, CY | 2 | mem2.bit ← CY | |

| Mnemonic | Operand | Bytes | Operation | Flags |
|----------|-------------------|-------|---|---------------|
| | | | | S Z AC P/V CY |
| AND1 | CY, saddr.bit | 3/4 | $CY \leftarrow CY \land \text{ (saddr.bit)}$ | × |
| | CY, /saddr.bit | 3/4 | $CY \leftarrow CY \land \ (\overline{saddr.bit})$ | × |
| | CY, sfr.bit | 3 | $CY \leftarrow CY \land sfr.bit$ | × |
| | CY, /sfr.bit | 3 | $CY \leftarrow CY \land \overline{sfr.bit}$ | × |
| | CY, X.bit | 2 | $CY \leftarrow CY \land \ X.bit$ | × |
| | CY, /X.bit | 2 | $CY \leftarrow CY \land \overline{X.bit}$ | × |
| | CY, A.bit | 2 | $CY \leftarrow CY \land A.bit$ | × |
| | CY, /A.bit | 2 | $CY \leftarrow CY \wedge \overline{A.bit}$ | × |
| | CY, PSWL.bit | 2 | $CY \leftarrow CY \land PSW$ L.bit | × |
| | CY, /PSWL.bit | 2 | $CY \leftarrow CY \land \overline{PSW_L.bit}$ | × |
| | CY, PSWH.bit | 2 | $CY \leftarrow CY \land PSW_H.bit$ | × |
| | CY, /PSWH.bit | 2 | $CY \leftarrow CY \land \overline{PSW_{H.bit}}$ | × |
| | CY, !addr16.bit | 5 | CY ← CY ∧ !addr16.bit | × |
| | CY, /!addr16.bit | 5 | CY ← CY ∧ laddr16.bit | × |
| | CY, !!addr24.bit | 2 | CY ← CY ∧ !!addr24.bit | × |
| | CY, /!!addr24.bit | 6 | CY ← CY ∧ !!addr24.bit | × |
| | CY, mem2.bit | 2 | $CY \leftarrow CY \land mem2.bit$ | × |
| | CY, /mem2.bit | 2 | CY ← CY ∧ mem2.bit | × |
| OR1 | CY, saddr.bit | 3/4 | $CY \leftarrow CY \lor (saddr.bit)$ | × |
| | CY, /saddr.bit | 3/4 | $CY \leftarrow CY \lor (\overline{saddr.bit})$ | × |
| | CY, sfr.bit | 3 | $CY \leftarrow CY \lor sfr.bit$ | × |
| | CY, /sfr.bit | 3 | $CY \leftarrow CY \lor \overline{sfr.bit}$ | × |
| | CY, X.bit | 2 | $CY \leftarrow CY \lor X.bit$ | × |
| | CY, /X.bit | 2 | $CY \leftarrow CY \lor \overline{X.bit}$ | × |
| | CY, A.bit | 2 | $CY \leftarrow CY \lor A.bit$ | × |
| | CY, /A.bit | 2 | $CY \leftarrow CY \lor \overline{A.bit}$ | × |
| | CY, PSWL.bit | 2 | $CY \leftarrow CY \lor PSW$ L.bit | × |
| | CY, /PSWL.bit | 2 | $CY \leftarrow CY \lor \overline{PSW_L.bit}$ | × |
| | CY, PSWH.bit | 2 | $CY \leftarrow CY \lor PSW_H.bit$ | × |
| | CY, /PSWH.bit | 2 | $CY \leftarrow CY \lor \overline{PSW_{H.bit}}$ | × |
| | CY, !addr16.bit | 5 | CY ← CY ∨ !addr16.bit | × |
| | CY, /!addr16.bit | 5 | CY ← CY ∨ laddr16.bit | × |
| | CY, !!addr24.bit | 2 | CY ← CY ∨ !!addr24.bit | × |
| | CY, /!!addr24.bit | 6 | CY ← CY ∨ !!addr24.bit | × |
| | CY, mem2.bit | 2 | $CY \leftarrow CY \lor mem2.bit$ | × |
| | CY, /mem2.bit | 2 | CY ← CY ∨ mem2.bit | × |

| Mnemonic | Operand | Bytes | Operation | | | Flags | 3 | |
|----------|------------------|-------|---|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| XOR1 | CY, saddr.bit | 3/4 | $CY \leftarrow CY \forall $ (saddr.bit) | | | | | × |
| | CY, sfr.bit | 3 | $CY \leftarrow CY \forall sfr.bit$ | | | | | × |
| | CY, X.bit | 2 | $CY \leftarrow CY \forall X.bit$ | | | | | × |
| | CY, A.bit | 2 | $CY \leftarrow CY \forall A.bit$ | | | | | × |
| | CY, PSWL.bit | 2 | $CY \leftarrow CY \forall PSW$ L.bit | | | | | × |
| | CY, PSWH.bit | 2 | $CY \leftarrow CY \forall PSW_H.bit$ | | | | | × |
| | CY, !addr16.bit | 5 | $CY \leftarrow CY \forall !addr16.bit$ | | | | | × |
| | CY, !!addr24.bit | 2 | CY ← CY ∀ !!addr24.bit | | | | | × |
| | CY, mem2.bit | 2 | $CY \leftarrow CY \forall mem2.bit$ | | | | | × |
| NOT1 | saddr.bit | 3/4 | $(saddr.bit) \leftarrow (\overline{saddr.bit})$ | | | | | |
| | sfr.bit | 3 | $sfr.bit \leftarrow \overline{sfr.bit}$ | | | | | |
| | X.bit | 2 | $X.bit \leftarrow \overline{X.bit}$ | | | | | |
| | A.bit | 2 | $A.bit \leftarrow \overline{A.bit}$ | | | | | |
| | PSWL.bit | 2 | PSWL.bit ← PSWL.bit | × | × | × | × | × |
| | PSWH.bit | 2 | PSWH.bit ← PSW _H .bit | | | | | |
| | !addr16.bit | 5 | !addr16.bit ← !addr16.bit | | | | | |
| | !!addr24.bit | 2 | !!addr24.bit ← !addr24.bit | | | | | |
| | mem2.bit | 2 | mem2.bit ← mem2.bit | | | | | |
| | CY | 1 | $CY \leftarrow \overline{CY}$ | | | | | × |
| SET1 | saddr.bit | 2/3 | (saddr.bit) ← 1 | | | | | |
| | sfr.bit | 3 | sfr.bit ← 1 | | | | | |
| | X.bit | 2 | X.bit ← 1 | | | | | |
| | A.bit | 2 | A.bit ← 1 | | | | | |
| | PSWL.bit | 2 | PSW∟.bit ← 1 | × | × | × | × | × |
| | PSWH.bit | 2 | PSW _H .bit ← 1 | | | | | |
| | !addr16.bit | 5 | !addr16.bit ← 1 | | | | | |
| | !!addr24.bit | 2 | !!addr24.bit ← 1 | | | | | |
| | mem2.bit | 2 | mem2.bit ←1 | | | | | |
| | CY | 1 | CY ← 1 | | | | | 1 |
| CLR1 | saddr.bit | 2/3 | (saddr.bit) ← 0 | | | | | |
| | sfr.bit | 3 | sfr.bit ← 0 | | | | | |
| | X.bit | 2 | $X.bit \leftarrow 0$ | | | | | |
| | A.bit | 2 | A.bit ← 0 | | | | | |
| | PSWL.bit | 2 | PSW∟.bit ← 0 | × | × | × | × | × |
| | PSWH.bit | 2 | PSW _H .bit ← 0 | | | | | |
| | !addr16.bit | 5 | !addr16.bit ← 0 | | | | | |
| | !!addr24.bit | 2 | !!addr24.bit ← 0 | | | | | |
| | mem2.bit | 2 | mem2.bit ←0 | | | | | |
| | CY | 1 | CY ← 0 | | | | | 0 |

(15) Stack manipulation instructions: PUSH, PUSHU, POP, POPU, MOVG, ADDWG, SUBWG, INCG, DECG

| Mnemonic | Operand | Bytes | Operation | | | | | |
|----------|------------|-------|---|---|---|----|-----|----|
| | | | | S | Z | AC | P/V | CY |
| PUSH | PSW | 1 | $(SP - 2) \leftarrow PSW, SP \leftarrow SP - 2$ | | | | | |
| | sfrp | 3 | $(SP - 2) \leftarrow sfrp, SP \leftarrow SP - 2$ | | | | | |
| | sfr | 3 | (SP − 1) ← sfr, SP ← SP − 1 | | | | | |
| | post | 2 | $\{(SP-2) \leftarrow post, SP \leftarrow SP-2\} \times m^{Note}$ | | | | | |
| | rg | 2 | $(SP - 3) \leftarrow rg, SP \leftarrow SP - 3$ | | | | | |
| PUSHU | post | 2 | $\{(UUP-2) \leftarrow post, \ UUP \leftarrow UUP-2\} \times m^{Note}$ | | | | | |
| POP | PSW | 1 | $PSW \leftarrow (SP),SP \leftarrow SP + 2$ | R | R | R | R | R |
| | sfrp | 3 | $sfrp \leftarrow (SP), SP \leftarrow SP + 2$ | | | | | |
| | sfr | 3 | $sfr \leftarrow (SP), SP \leftarrow SP + 1$ | | | | | |
| | post | 2 | $\{ post \leftarrow (SP), SP \leftarrow SP + 2 \} \times m^{Note}$ | | | | | |
| | rg | 2 | $rg \leftarrow (SP), SP \leftarrow SP + 3$ | | | | | |
| POPU | post | 2 | $\{ post \leftarrow (UUP), \ UUP \leftarrow UUP + 2 \} \times m^{Note}$ | | | | | |
| MOVG | SP, #imm24 | 5 | SP ← imm24 | | | | | |
| | SP, WHL | 2 | SP ← WHL | | | | | |
| | WHL, SP | 2 | WHL ← SP | | | | | |
| ADDWG | SP, #word | 4 | SP ← SP + word | | | | | |
| SUBWG | SP, #word | 4 | $SP \leftarrow SP$ – word | | | | | |
| INCG | SP | 2 | SP ← SP + 1 | | | | | |
| DECG | SP | 2 | SP ← SP – 1 | | | | | |

Note m is the number of registers specified by post.

(16) Call return instructions: CALL, CALLF, CALLT, BRK, BRKCS, RET, RETI, RETB, RETCS, RETCSB

| Mnemonic | Operand | Bytes | Operation | | | Flags | 3 | |
|----------|-----------|-------|--|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| CALL | !addr16 | 3 | $(SP - 3) \leftarrow (PC + 3), SP \leftarrow SP - 3,$ $PC_{HW} \leftarrow 0, PC_{LW} \leftarrow addr16$ | | | | | |
| | !!addr20 | 4 | $(SP - 3) \leftarrow (PC + 4), SP \leftarrow SP - 3,$ PC \leftarrow addr20 | | | | | |
| | rp | 2 | $(SP - 3) \leftarrow (PC + 2), SP \leftarrow SP - 3,$ $PC_{HW} \leftarrow 0, PC_{LW} \leftarrow rp$ | | | | | |
| | rg | 2 | $(SP - 3) \leftarrow (PC + 2), SP \leftarrow SP - 3,$ $PC \leftarrow rg$ | | | | | |
| | [rp] | 2 | $(SP - 3) \leftarrow (PC + 2), SP \leftarrow SP - 3,$ $PC_{HW} \leftarrow 0, PC_{LW} \leftarrow (rp)$ | | | | | |
| | [rg] | 2 | $(SP - 3) \leftarrow (PC + 2), SP \leftarrow SP - 3,$ $PC \leftarrow (rg)$ | | | | | |
| | \$!addr20 | 3 | $(SP - 3) \leftarrow (PC + 3), SP \leftarrow SP - 3,$ $PC \leftarrow PC + 3 + jdisp16$ | | | | | |
| CALLF | !addr11 | 2 | $ \begin{aligned} &(SP-3) \leftarrow (PC+2), \ SP \leftarrow SP-3 \\ &PC_{19-12} \leftarrow 0, \ PC_{11} \leftarrow 1, \ PC_{10-0} \leftarrow addr11 \end{aligned} $ | | | | | |
| CALLT | [addr5] | 1 | $(SP - 3) \leftarrow (PC + 1), SP \leftarrow SP - 3$ $PC_{HW} \leftarrow 0, PC_{CW} \leftarrow (addr5)$ | | | | | |
| BRK | | 1 | $(SP-2) \leftarrow PSW$, $(SP-1)_{0-3} \leftarrow$, $(PC+1)_{HW}$, $(SP-4) \leftarrow (PC+1)_{LW}$, $SP \leftarrow SP-4$ $PC_{HW} \leftarrow 0$, $PC_{LW} \leftarrow (003EH)$ | | | | | |
| BRKCS | RBn | 2 | $\begin{aligned} & PCLw \leftarrow RP2, RP3 \leftarrow PSW, RBS2 - 0 \leftarrow n, \\ & RSS \leftarrow 0, IE \leftarrow 0, RP3_{8-11} \leftarrow PChw, PChw \leftarrow 0 \end{aligned}$ | | | | | |
| RET | | 1 | $PC \leftarrow (SP), SP \leftarrow SP + 3$ | | | | | |
| RETI | | 1 | $\begin{split} & \text{PCLW} \leftarrow (\text{SP}), \text{PCHW} \leftarrow (\text{SP} + 3)_{03}, \\ & \text{PSW} \leftarrow (\text{SP} + 2), \text{SP} \leftarrow \text{SP} + 4 \\ & \text{The flag with the highest priority that is set to 1} \\ & \text{in the ISPR is cleared to 0}. \end{split}$ | R | R | R | R | R |
| RETB | | 1 | $PCLW \leftarrow (SP), PCHW \leftarrow (SP + 3)_{0-3},$ $PSW \leftarrow (SP + 2), SP \leftarrow SP + 4$ | R | R | R | R | R |
| RETCS | !addr16 | 3 | $\begin{split} \text{PSW} \leftarrow \text{RP3, PC}_{\text{LW}} \leftarrow \text{RP2, RP2} \leftarrow \text{addr16,} \\ \text{PC}_{\text{HW}} \leftarrow \text{RP3}_{811} \\ \text{The flag with the highest priority that is set to 1} \\ \text{in the ISPR is cleared to 0.} \end{split}$ | R | R | R | R | R |
| RETCSB | !addr16 | 4 | $PSW \leftarrow RP3$, $PC_{LW} \leftarrow RP2$, $RP2 \leftarrow addr16$, $PC_{HW} \leftarrow RP3_{8-11}$ | R | R | R | R | R |

(17) Unconditional branch instruction: BR

| Mnemonic | Operand | Bytes | Operation | | | Flag | s | |
|----------|-----------|-------|---|---|---|------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| BR | !addr16 | 3 | PCнw ← 0, PC∟w ← addr16 | | | | | |
| | !!addr20 | 4 | PC ← addr20 | | | | | |
| | rp | 2 | PCHW ← 0, PCLW ← rp | | | | | |
| | rg | 2 | PC ← rg | | | | | |
| | [rp] | 2 | $PCHW \leftarrow 0, PCLW \leftarrow (rp)$ | | | | | |
| | [rg] | 2 | PC ← (rg) | | | | | |
| | \$addr20 | 2 | PC ← PC + 2 + jdisp8 | | | | | |
| | \$!addr20 | 3 | PC ← PC + 3 + jdisp16 | | | | | |

(18) Conditional branch instructions: BNZ, BNE, BZ, BE, BNC, BNL, BC, BL, BNV, BPO, BV, BPE, BP, BN, BLT, BGE, BLE, BGT, BNH, BH, BF, BT, BTCLR, BFSET, DBNZ

| Mnemonic | Operand | Bytes | Operation | | | Flags | 5 | |
|----------|------------------------|-------|---|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| BNZ | \$addr20 | 2 | $PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$ | | | | | |
| BNE | | | | | | | | |
| BZ | \$addr20 | 2 | $PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$ | | | | | |
| BE | | | | | | | | |
| BNC | \$addr20 | 2 | $PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$ | | | | | |
| BNL | | | | | | | | |
| ВС | \$addr20 | 2 | PC ← PC + 2 + jdisp8 if CY = 1 | | | | | |
| BL | | | | | | | | |
| BNV | \$addr20 | 2 | $PC \leftarrow PC + 2 + jdisp8 \text{ if } P/V = 0$ | | | | | |
| ВРО | | | | | | | | |
| BV | \$addr20 | 2 | $PC \leftarrow PC + 2 + jdisp8 \text{ if } P/V = 1$ | | | | | |
| BPE | | | | | | | | |
| BP | \$addr20 | 2 | $PC \leftarrow PC + 2 + jdisp8 \text{ if } S = 0$ | | | | | |
| BN | \$addr20 | 2 | $PC \leftarrow PC + 2 + jdisp8 \text{ if } S = 1$ | | | | | |
| BLT | \$addr20 | 3 | $PC \leftarrow PC + 3 + jdisp8 \text{ if } P/V \ \forall S = 1$ | | | | | |
| BGE | \$addr20 | 3 | $PC \leftarrow PC + 3 + jidsp8 \text{ if } P/V \ \forall S = 0$ | | | | | |
| BLE | \$addr20 | 3 | $PC \leftarrow PC + 3 + jdisp8 \text{ if } (P/V \forall S) \forall Z = 1$ | | | | | |
| BGT | \$addr20 | 3 | $PC \leftarrow PC + 3 + jidsp8 \text{ if } (P/V \forall S) \forall Z = 0$ | | | | | |
| BNH | \$addr20 | 3 | $PC \leftarrow PC + 3 + jdisp8 \text{ if } Z \lor CY = 1$ | | | | | |
| ВН | \$addr20 | 3 | $PC \leftarrow PC + 3 + jidsp8 \text{ if } Z \lor CY = 0$ | | | | | |
| BF | saddr.bit, \$addr20 | 4/5 | $PC \leftarrow PC + 4^{Note} + jdisp8 if (saddr.bit) = 0$ | | | | | |
| | sfr.bit, \$addr20 | 4 | $PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 0$ | | | | | |
| | X.bit, \$addr20 | 3 | $PC \leftarrow PC + 3 + jdisp8 \text{ if } X.bit = 0$ | | | | | |
| | A.bit, \$addr20 | 3 | $PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 0$ | | | | | |
| | PSWL.bit, \$addr20 | 3 | PC ← PC + 3 + jdisp8 if PSWL.bit = 0 | | | | | |
| | PSWH.bit, \$addr20 | 3 | PC ← PC + 3 + jdisp8 if PSW _H .bit = 0 | | | | | |
| | !addr16.bit, \$addr20 | 6 | PC ← PC + 3 + jdisp8 if !addr16.bit = 0 | | | | | |
| | !!addr24.bit, \$addr20 | 3 | PC ← PC + 3 + jdisp8 if !!addr24.bit = 0 | | | | | |
| | mem2.bit, \$addr20 | 3 | PC ← PC + 3 + jdisp8 if mem2.bit = 0 | | | | | |

Note This is used when the number of bytes is four. When five, it becomes $PC \leftarrow PC + 5 + jdisp8$.

| Mnemonic | Operand | Bytes | Operation | | | Flag | S | |
|----------|------------------------|-------|---|---|---|------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| ВТ | saddr.bit, \$addr20 | 3/4 | PC ← PC + 3 ^{Note 1} + jdisp8 if (saddr.bit) = 1 | | | | | |
| | sfr.bit, \$addr20 | 4 | PC ← PC + 4 + jdisp8 if sfr.bit = 1 | | | | | |
| | X.bit, \$addr20 | 3 | PC ← PC + 3 + jdisp8 if X.bit = 1 | | | | | |
| | A.bit, \$addr20 | 3 | PC ← PC + 3 + jdisp8 if A.bit = 1 | | | | | |
| | PSWL.bit, \$addr20 | 3 | PC ← PC + 3 + jdisp8 if PSWL.bit = 1 | | | | | |
| | PSWH.bit, \$addr20 | 3 | PC ← PC + 3 + jdisp8 if PSW _H .bit = 1 | | | | | |
| | !addr16.bit, \$addr20 | 6 | PC ← PC + 3 + jdisp8 if !addr16.bit = 1 | | | | | |
| | !!addr24.bit, \$addr20 | 3 | PC ← PC + 3 + jdisp8 if !!addr24.bit = 1 | | | | | |
| | mem2.bit, \$addr20 | 3 | PC ← PC + 3 + jdisp8 if mem2.bit = 1 | | | | | |
| BTCLR | saddr.bit, \$addr20 | 4/5 | $\{PC \leftarrow PC + 4^{\text{Note 2}} + \text{jdisp8}, (\text{saddr.bit}) \leftarrow 0\}$ if (saddr.bit = 1) | | | | | |
| | sfr.bit, \$addr20 | 4 | $\{PC \leftarrow PC + 4 + jdisp8, sfr.bit \leftarrow 0\}$ if sfr. bit = 1 | | | | | |
| | X.bit, \$addr20 | 3 | $\{PC \leftarrow PC + 3 + jdisp8, X.bit \leftarrow 0\}$ if $X.bit = 1$ | | | | | |
| | A.bit, \$addr20 | 3 | $\{PC \leftarrow PC + 3 + jdisp8, A.bit \leftarrow 0\}$ if A.bit = 1 | | | | | |
| | PSWL.bit, \$addr20 | 3 | $\{PC \leftarrow PC + 3 + jdisp8, PSWL.bit \leftarrow 0\}$ if $PSWL.bit = 1$ | × | × | × | × | × |
| | PSWH.bit, \$addr20 | 3 | ${PC \leftarrow PC + 3 + jdisp8, PSWh.bit ← 0}$ if PSWh.bit = 1 | | | | | |
| | !addr16.bit, \$addr20 | 6 | $\{PC \leftarrow PC + 3 + jdisp8, !addr16.bit \leftarrow 0\}$ if $!addr16.bit = 1$ | | | | | |
| | !!addr24.bit, \$addr20 | 3 | $\{PC \leftarrow PC + 3 + jdisp8, !!addr24.bit \leftarrow 0\}$ if !!addr24.bit = 1 | | | | | |
| | mem2.bit, \$addr20 | 3 | $\{PC \leftarrow PC + 3 + jdisp8, mem2.bit \leftarrow 0\}$ if mem2.bit = 1 | | | | | |

Notes 1. This is used when the number of bytes is three. When four, it becomes $PC \leftarrow PC + 4 + jdisp8$.

2. This is used when the number of bytes is four. When five, it becomes $PC \leftarrow PC + 5 + jdisp8$.

| Mnemonic | Operand | Bytes | Operation | | | Flags | 3 | |
|----------|------------------------|-------|--|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| BFSET | saddr.bit, \$addr20 | 4/5 | $ \{ \text{PC} \leftarrow \text{PC} + 4^{\text{Note 2}} + \text{jdisp8}, (\text{saddr.bit}) \leftarrow 1 \} $ if $(\text{saddr.bit} = 0)$ | | | | | |
| | sfr.bit, \$addr20 | 4 | $\{PC \leftarrow PC + 4 + jdisp8, sfr.bit \leftarrow 1\}$ if sfr. bit = 0 | | | | | |
| | X.bit, \$addr20 | 3 | $\{PC \leftarrow PC + 3 + jdisp8, X.bit \leftarrow 1\}$ if $X.bit = 0$ | | | | | |
| | A.bit, \$addr20 | 3 | $\{PC \leftarrow PC + 3 + jdisp8, A.bit \leftarrow 1\}$ if $A.bit = 0$ | | | | | |
| | PSWL.bit, \$addr20 | 3 | $\{PC \leftarrow PC + 3 + jdisp8, PSW_L.bit \leftarrow 1\}$ if $PSW_L.bit = 0$ | × | × | × | × | × |
| | PSWH.bit, \$addr20 | 3 | $\{PC \leftarrow PC + 3 + jdisp8, PSWH.bit \leftarrow 1\}$ if PSWH.bit = 0 | | | | | |
| | !addr16.bit, \$addr20 | 6 | $\{PC \leftarrow PC + 3 + jdisp8, !addr16.bit \leftarrow 1\}$ if $!addr16.bit = 0$ | | | | | |
| | !!addr24.bit, \$addr20 | 3 | $ \{ PC \leftarrow PC + 3 + jdisp8, !!addr24.bit \leftarrow 1 \} $ if !!addr24.bit = 0 | | | | | |
| | mem2.bit, \$addr20 | 3 | $\{PC \leftarrow PC + 3 + jdisp8, mem2.bit \leftarrow 1\}$ if mem2.bit = 0 | | | | | |
| DBNZ | B, \$addr20 | 2 | $B \leftarrow B - 1$, PC \leftarrow PC + 2 + jdisp8 if B \neq 0 | | | | | |
| | C, \$addr20 | 2 | $C \leftarrow C - 1$, $PC \leftarrow PC + 2 + jdisp8$ if $C \neq 0$ | | | | | |
| | saddr, \$addr20 | 3/4 | (saddr) ← (saddr) − 1, $PC \leftarrow PC + 3^{\text{Note 1}} + \text{jdisp8 if (saddr)} \neq 0$ | | | | | |

Notes 1. This is used when the number of bytes is three. When four, it becomes $PC \leftarrow PC + 4 + jdisp8$.

2. This is used when the number of bytes is four. When five, it becomes $PC \leftarrow PC + 5 + jdisp8$.

(19) CPU control instructions: MOV, LOCATION, SEL, SWRS, NOP, EI, DI

| Mnemonic | Operand | Bytes | Operation | | | Flags | 3 | |
|----------|-------------|-------|--|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| MOV | STBC, #byte | 4 | STBC ← byte | | | | | |
| | WDM, #byte | 4 | WDM ← byte | | | | | |
| LOCATION | locaddr | 4 | Specification of the high-order word of the location address of the SFR and internal data area | | | | | |
| SEL | RBn | 2 | RSS ← 0, RBS2 − 0 ← n | | | | | |
| | RBn, ALT | 2 | RSS ← 1, RBS2 – 0 ← n | | | | | |
| SWRS | | 2 | RSS ← RSS | | | | | |
| NOP | | 1 | No operation | | | | | |
| EI | | 1 | IE ← 1 (Enable interrupt) | | | | | |
| DI | | 1 | IE ← 0 (Disable interrupt) | | | | | |

(20) String instructions: MOVTBLW, MOVM, XCHM, MOVBK, XCHBK, CMPME, CMPMNE, CMPMC, CMPBKNE, CMPBKNE, CMPBKNC, CMPBKNC

| Mnemonic | Operand | Bytes | Operation | | | Flags | 3 | |
|----------|----------------|-------|--|---|---|-------|-----|----|
| | | | | S | Z | AC | P/V | CY |
| MOVTBLW | !addr8, byte | 4 | (addr8 + 2) ← (addr8), byte ← byte − 1, addr8 ← addr8 − 2 End if byte = 0 | | | | | |
| MOVM | [TDE+], A | 2 | $(TDE) \leftarrow A$, $TDE \leftarrow TDE + 1$, $C \leftarrow C - 1$ End if $C = 0$ | | | | | |
| | [TDE-], A | 2 | $(TDE) \leftarrow A$, $TDE \leftarrow TDE - 1$, $C \leftarrow C - 1$ End if $C = 0$ | | | | | |
| XCHM | [TDE+], A | 2 | $(TDE) \leftrightarrow A$, $TDE \leftarrow TDE + 1$, $C \leftarrow C - 1$ End if $C = 0$ | | | | | |
| | [TDE-], A | 2 | $(TDE) \leftrightarrow A$, $TDE \leftarrow TDE - 1$, $C \leftarrow C - 1$ End if $C = 0$ | | | | | |
| MOVBK | [TDE+], [WHL+] | 2 | $(TDE) \leftarrow (WHL), TDE \leftarrow TDE + 1,$ $WHL \leftarrow WHL + 1, C \leftarrow C - 1 \text{ End if } C = 0$ | | | | | |
| | [TDE-], [WHL-] | 2 | $(TDE) \leftarrow (WHL), TDE \leftarrow TDE - 1,$ $WHL \leftarrow WHL - 1, C \leftarrow C - 1 \text{ End if } C = 0$ | | | | | |
| XCHBK | [TDE+], [WHL+] | 2 | $(TDE) \leftrightarrow (WHL), TDE \leftarrow TDE + 1,$ $WHL \leftarrow WHL + 1, C \leftarrow C - 1 \text{ End if } C = 0$ | | | | | |
| | [TDE-], [WHL-] | 2 | $(TDE) \leftrightarrow (WHL)$, $TDE \leftarrow TDE - 1$, $WHL \leftarrow WHL - 1$, $C \leftarrow C - 1$ End if $C = 0$ | | | | | |
| СМРМЕ | [TDE+], A | 2 | (TDE) – A, $TDE \leftarrow TDE + 1$, $C \leftarrow C - 1$ End if $C = 0$ or $Z = 0$ | × | × | × | V | × |
| | [TDE-], A | 2 | (TDE) – A, $TDE \leftarrow TDE$ – 1, $C \leftarrow C$ – 1 End if $C = 0$ or $Z = 0$ | × | × | × | V | × |
| CMPMNE | [TDE+], A | 2 | (TDE) – A, $TDE \leftarrow TDE + 1$, $C \leftarrow C - 1$ End if $C = 0$ or $Z = 1$ | × | × | × | V | × |
| | [TDE-], A | 2 | (TDE) – A, TDE \leftarrow TDE – 1, C \leftarrow C – 1 End if C = 0 or Z = 1 | × | × | × | ٧ | × |
| СМРМС | [TDE+], A | 2 | (TDE) – A, $TDE \leftarrow TDE + 1$, $C \leftarrow C - 1$ End if $C = 0$ or $CY = 0$ | × | × | × | ٧ | × |
| | [TDE-], A | 2 | (TDE) – A, $TDE \leftarrow TDE - 1$, $C \leftarrow C - 1$ End if $C = 0$ or $CY = 0$ | × | × | × | ٧ | × |
| CMPMNC | [TDE+], A | 2 | (TDE) – A, TDE \leftarrow TDE + 1, C \leftarrow C – 1 End if C = 0 or CY = 1 | × | × | × | V | × |
| | [TDE-], A | 2 | (TDE) – A, TDE \leftarrow TDE – 1, C \leftarrow C – 1 End if C = 0 or CY = 1 | × | X | × | V | × |
| CMPBKE | [TDE+], [WHL+] | 2 | (TDE) – (WHL), TDE \leftarrow TDE + 1, WHL \leftarrow WHL + 1, C \leftarrow C –1 End if C = 0 or Z = 0 | × | × | × | V | × |
| | [TDE-], [WHL-] | 2 | (TDE) – (WHL), TDE \leftarrow TDE – 1, WHL \leftarrow WHL – 1, C \leftarrow C –1 End if C = 0 or Z = 0 | × | × | × | V | × |

| Mnemonic | Operand | Bytes | Operation | | 3 | | | |
|----------|----------------|-------|--|---|---|----|-----|----|
| | | | | S | Z | AC | P/V | CY |
| CMPBKNE | [TDE+], [WHL+] | 2 | (TDE) – (WHL), TDE \leftarrow TDE + 1, WHL \leftarrow WHL + 1, C \leftarrow C –1 End if C = 0 or Z = 1 | × | × | × | V | × |
| | [TDE-], [WHL-] | 2 | (TDE) – (WHL), TDE \leftarrow TDE – 1, WHL \leftarrow WHL – 1, C \leftarrow C –1 End if C = 0 or Z = 1 | × | × | X | V | × |
| СМРВКС | [TDE+], [WHL+] | 2 | (TDE) – (WHL), TDE \leftarrow TDE + 1, WHL \leftarrow WHL + 1, C \leftarrow C –1 End if C = 0 or CY = 0 | X | × | × | V | X |
| | [TDE-], [WHL-] | 2 | (TDE) – (WHL), TDE \leftarrow TDE – 1, WHL \leftarrow WHL – 1, C \leftarrow C –1 End if C = 0 or CY = 0 | X | × | × | V | × |
| CMPBKNC | [TDE+], [WHL+] | 2 | (TDE) – (WHL), TDE \leftarrow TDE + 1, WHL \leftarrow WHL + 1, C \leftarrow C –1 End if C = 0 or CY = 1 | X | × | × | V | × |
| | [TDE-], [WHL-] | 2 | (TDE) – (WHL), TDE \leftarrow TDE – 1, WHL \leftarrow WHL – 1, C \leftarrow C –1 End if C = 0 or CY = 1 | × | × | × | V | × |

29.3 Lists of Addressing Instructions

(1) 8-bit instructions (combinations expressed by writing A for r are shown in parentheses)

MOV, XCH, ADD, ADDC, SUB, SUBC, AND OR XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, SHR, SHL, ROR4, ROL4, DBNZ, PUSH, POP, MOVM, XCHM, CMPME, CMPMNE, CMPMNC, CMPMC, MOVBK, XCHBK, CMPBKNE, CMP

Table 29-1. 8-Bit Addressing Instructions (1/2)

| 2nd Operand 1st Operand | # byte | А | r r' | saddr saddr' | sfr |
|------------------------------|---------------------|--------------------------------------|----------------------------|--|------------------------------|
| A | (MOV) ADD Note 1 | (MOV) (XCH) (ADD) Note 1 | MOV XCH (ADD) Note 1 | (MOV) Note 6 (XCH) Note 6 (ADD) Notes 1, 6 | MOV (XCH) (ADD) Note 1 |
| r | MOV ADD Note 1 | (MOV) (XCH) (ADD) Note 1 | MOV XCH ADD Note 1 | MOV XCH ADD Note 1 | MOV XCH ADD Note 1 |
| saddr | MOV ADD Note 1 | (MOV) Note 6 (ADD) Note 1 | MOV ADD Note 1 | MOV XCH ADD Note 1 | |
| sfr | MOV ADD Note 1 | MOV (ADD) Note 1 | MOV ADD Note 1 | | |
| !addr16 !!addr24 | MOV | (MOV) ADD Note 1 | MOV | | |
| mem [saddrp] [%saddrg] | | MOV ADD Note 1 | | | |
| mem3 | | | | | |
| r3 PSWL PSWH | MOV | MOV | | | |
| B, C | | | | | |
| STBC, WDM | MOV | | | | |
| [TDE +] [TDE –] | | (MOV) (ADD) Note 1 MOVM Note 4 | | | |

(See the following page for the explanation of Note.)

Table 29-1. 8-Bit Addressing Instructions (2/2)

| 2nd Operand 1st Operand | !addr16 !!addr24 | mem [saddrp] [%saddrg] | r3 PSWL PSWH | [WHL +] | n | None Note 2 |
|------------------------------|------------------------------|------------------------------|--------------------|--------------------------------|------------|-----------------------------|
| А | (MOV) (XCH) ADD Note 1 | MOV XCH ADD Note 1 | MOV | (MOV) (XCH) (ADD) Note 1 | | |
| r | MOV XCH | | | | ROR Note 3 | MULU DIVUW INC DEC |
| saddr | | | | | | INC DEC DBNZ |
| sfr | | | | | | PUSH POP |
| !addr16 !!addr24 | | | | | | |
| mem [saddrp] [%saddrg] | | | | | | |
| mem3 | | | | | | ROR4 ROL4 |
| r3 PSWL PSWH | | | | | | |
| B, C | | | | | | DBNZ |
| STBC, WDM | | | | | | |
| [TDE +] [TDE –] | | | | MOVBKNote 5 | | |

Notes 1. ADDC, SUB, SUBC, AND, OR, XOR and CMP are the same as ADD.

- 2. There is no 2nd operand, or the 2nd operand is not an operand address.
- 3. ROL, RORC, ROLC, SHR and SHL are the same as ROR.
- 4. XCHM, CMPME, CMPMNE, CMPMNC and CMPMC are the same as MOVM.
- **5.** XCHBK, CMPBKRE, CMPBKNE, CMPBKNC and CMPBKC are the same as MOVBK.
- 6. If saddr is saddr2 in this combination, there is a short code length instruction.

(2) 16-bit instructions (combinations expressed by writing AX for rp are shown in parentheses)
MOVM, XCHW, ADDW, SUBW, CMPW, MULUW, MULW, DIVUX, INCW, DECW, SHRW, SHLW, PUSH, POP,
ADDWG, SUBWG, PUSHU, POPU, MOVTBLW, MACW, MACSW, SACW

Table 29-2. 16-Bit Addressing Instructions (1/2)

| 2nd Operand 1st Operand | # word | А | r | saddr | sfrp |
|------------------------------|-----------------------|-----------------------------------|-----------------------------------|--|---------------------------------|
| AX | (MOVW) ADDW Note 1 | (MOVW) (XCHW) (ADD) Note 1 | (MOVW) (XCHW) (ADDW) Note 1 | (MOVW) Note 3 (XCHW) Note 3 (ADDW) Notes 1,3 | MOVW (XCHW) (ADDW) Note 1 |
| rp | MOVW ADDW Note 1 | (MOVW) (XCHW) (ADDW) Note 1 | MOVW XCHW ADDW Note 1 | MOVW XCHW ADDW Note 1 | MOVW XCHW ADDW Note 1 |
| saddrp | MOVW ADDW Note 1 | (MOVW) Note 3 (ADDW) Note 1 | MOVW ADDW Note 1 | MOVW XCHW ADDW Note 1 | |
| sfrp | MOVW ADDW Note 1 | MOVW (ADDW) Note 1 | MOVW ADDW Note 1 | | |
| !addr16 !!addr24 | MOVW | (MOVW) | MOVW | | |
| mem [saddrp] [%saddrg] | | MOVW | | | |
| PSW | | | | | |
| SP | ADDWG SUBWG | | | | |
| post | | | | | |
| [TDE +] | | (MOVW) | | | |
| byte | | | | | |

(See the following page for the explanation of Note.)

Table 29-2. 16-Bit Addressing Instructions (2/2)

| 2nd Operand 1st Operand | !!addr16 !!addr24 | mem [saddrp] [%saddrg] | [WHL +] | byte | n | None Note 2 |
|------------------------------|----------------------|------------------------------|------------------|---------|--------------|------------------------------|
| AX | (MOVW) | MOVW XCHW | (MOVW) (XCHW) | | | |
| гр | MOVW | | | | SHRW SHLW | MULW Note 4 INCW DECW |
| saddrp | | | | | | INCW DECW |
| sfrp | | | | | | PUSH POP |
| !addr16 !!addr24 | | | | MOVTBLW | | |
| mem [saddrp] [%saddrg] | | | | | | |
| PSW | | | | | | PUSH POP |
| SP | | | | | | |
| post | | | | | | PUSH POP PUSHU POPU |
| [TDE +] | | | SACW | | | |
| byte | | | | | | MACW MACSW |

- Notes 1. SUBW and CMPW are the same as ADDW.
 - 2. There is no 2nd operand, or the 2nd operand is not an operand address.
 - 3. If saddrp is saddrp2 in this combination, there is a short code length instruction.
 - 4. MULUW and DIVUX are the same as MULW.

(3) 24-bit instructions (The values enclosed by parentheses are combined to express WHL description as rg.)

MOVG, ADDG, SUBG, INCG, DECG, PUSH, POP

Table 29-3. 24-Bit Addressing Instructions

| | Second operand | #imm24 | WHL | rg rg' | saddrg | !!addr24 | mem1 | [%saddrg] | SP | None ^{Note} |
|---------------|----------------|----------------------------|----------------------------|----------------------------|------------------------|----------|------|-----------|------|-----------------------------|
| First operand | | | | | | | | | | |
| WHL | | (MOVG) (ADDG) (SUBG) | (MOVG) (ADDG) (SUBG) | (MOVG) (ADDG) (SUBG) | (MOVG) ADDG SUBG | (MOVG) | MOVG | MOVG | MOVG | |
| rg | | MOVG ADDG SUBG | (MOVG) (ADDG) (SUBG) | MOVG ADDG SUBG | MOVG | MOVG | | | | INCG DECG PUSH POP |
| saddrg | | | (MOVG) | MOVG | | | | | | |
| !!addr24 | | | (MOVG) | MOVG | | | | | | |
| mem1 | | | MOVG | | | | | | | |
| [%saddrg] | | | MOVG | | | | | | | |
| SP | | MOVG | MOVG | | | | | | | INCG DECG |

Note There is no second operand, or the second operand is not an operand address.

(4) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR, BFSET

Table 29-4. Bit Manipulation Instruction Addressing Instructions

| Second operand First operand | CY | saddr.bit sfr.bit A.bit X.bit PSWL.bit PSWH.bit mem2.bit !addr16.bit !!addr24.bit | /saddr.bit /sfr.bit /A.bit /X.bit /PSWL.bit /PSWH.bit /mem2.bit /laddr16.bit /!laddr24.bit | None ^{Note} |
|---|------|---|---|--|
| СҮ | | MOV1 AND1 OR1 XOR1 | AND1 OR1 | NOT1 SET1 CLR1 |
| saddr.bit sfr.bit A.bit X.bit PSWL.bit PSWH.bit mem2.bit !addr16.bit !!addr24.bit | MOV1 | | | NOT1 SET1 CLR1 BF BT BTCLR BFSET |

Note There is no second operand, or the second operand is not an operand address.

(5) Call return instructions and branch instructions

CALL, CALLF, CALLT, BRK, RET, RETI, RETB, RETCS, RETCSB, BRKCS, BR, BNZ, BNE, BZ, BE, BNC, BNL, BC, BL, BNV, BPO, BV, BPE, BP, BN, BLT, BGE, BLE, BGT, BNH, BH, BF, BT, BTCLR, BFSET, DBNZ

Table 29-5. Call Return Instructions and Branch Instruction Addressing Instructions

| Instruction Address Operand | \$addr20 | \$!addr20 | !addr16 | !!addr20 | rp | rg | [rp] | [rg] | !addr11 | [addr5] | RBn | None |
|-----------------------------|--------------------|-----------|---------|----------|------|------|------|------|---------|---------|-------|------|
| Basic instructions | BC ^{Note} | CALL | CALL | CALL | CALL | CALL | CALL | CALL | CALLF | CALLT | BRKCS | BRK |
| | BR | BR | BR | BR | BR | BR | BR | BR | | | | RET |
| | | | RETCS | | | | | | | | | RETI |
| | | | RETCSB | | | | | | | | | RETB |
| Composite instructions | BF | | | | | | | | | | | |
| | ВТ | | | | | | | | | | | |
| | BTCLR | | | | | | | | | | | |
| | BFSET | | | | | | | | | | | |
| | DBNZ | | | | | | | | | | | |

Note BNZ, BNE, BZ, BE, BNC, BNL, BL, BNV, BPO, BV, BPE, BP, BN, BLT, BGE, BLE, BGT, BNH, and BH are identical to BC.

(6) Other instructions

ADJBA, ADJBS, CVTBW, LOCATION, SEL, NOT, EI, DI, SWRS

* CHAPTER 30 ELECTRICAL SPECIFICATIONS (μ PD784214A, 784215A, 784216A, 784217A, 784218A, 784214AY, 784215AY, 784216AY, 784216AY, 784218AY)

Absolute Maximum Ratings (T_A = 25°C)


| Parameter | Symbol | | Conditions | Ratings | Unit |
|-------------------------------|--------------------|---------------------|---------------------|-------------------------------|------|
| Supply voltage | V _{DD} | | | -0.3 to +6.5 | V |
| | AV _{DD} | | | -0.3 to V _{DD} + 0.3 | V |
| | AVss | | | -0.3 to Vss + 0.3 | V |
| | AV _{REF0} | A/D converter refe | rence voltage input | -0.3 to V _{DD} + 0.3 | V |
| | AV _{REF1} | D/A converter refe | rence voltage input | -0.3 to V _{DD} + 0.3 | V |
| Input voltage | Vıı | Other than P90 to | P95 | -0.3 to V _{DD} + 0.3 | V |
| Analog input voltage | Vı2 | P90 to P95 | N-ch open drain | -0.3 to +12 | V |
| Analog input voltage | Van | Analog input pin | , | AVss - 0.3 to AVREF0 + 0.3 | V |
| Output voltage | Vo | | | -0.3 to V _{DD} + 0.3 | V |
| Output current, low | lou | Per pin | | 15 | mA |
| | | Total of P2, P4 to | P8 | 75 | mA |
| | | Total of P0, P3, P9 | 9, P10, P12, P13 | 75 | mA |
| | | Total of all pins | | 100 | mA |
| Output current, high | Іон | Per pin | | -10 | mA |
| | | Total of all pins | | -50 | mA |
| Operating ambient temperature | Та | | | -40 to +85 | °C |
| Storage temperature | Tstg | | | -65 to +150 | °C |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Operating Conditions

- Operating ambient temperature (T_A): -40 to +85°C
- Power supply voltage and clock cycle time: see Figure 30-1
- Power supply voltage with subsystem clock operation: $V_{DD} = 1.8$ to 5.5 V

Figure 30-1. Power Supply Voltage and Clock Cycle Time (CPU Clock Frequency: fcpu)



Capacitance (TA = 25° C, VDD = Vss = 0 V)

| Parameter | Symbol | | MIN. | TYP. | MAX. | Unit | |
|--------------------|--------|------------------|-------------------|------|------|------|----|
| Input capacitance | С | f = 1 MHz | Other than port 9 | | | 15 | pF |
| | | Unmeasured pins | Port 9 | | | 20 | pF |
| Output capacitance | Со | returned to 0 V. | Other than port 9 | | | 15 | pF |
| | | | Port 9 | | | 20 | pF |
| I/O capacitance | Сю | | Other than port 9 | | | 15 | pF |
| | | | Port 9 | | | 20 | pF |

Main System Clock Oscillator Characteristics (T_A = −40 to +85°C)

| Resonator | Recommended Circuit | Parameter | | Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------|-------------------------|---|---------------------------------|--|---------------------------------|------|-------|------|
| Ceramic | 1 1 | Oscillation | ENMP = 0 | $4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 4 | | 25 | MHz |
| resonator | X2 X1 Vss | frequency (fx) | | 2.7 V ≤ V _{DD} < 4.5 V | 4 | | 12.5 | |
| or crystal resonator | | | | 2.0 V ≤ V _{DD} < 2.7 V | 4 | | 6.25 | |
| resonator | ├ │□ ├ ┤ | | | 1.8 V ≤ V _{DD} < 2.0 V | 4 | | 4 | |
| | | | ENMP = 1 | $4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 2 | | 12.5 | MHz |
| | '' 777 | | | 2.7 V ≤ V _{DD} < 4.5 V | 2 | | 6.25 | |
| | | | | $2.0 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$ | 2 | | 3.125 | |
| | | | | 1.8 V ≤ V _{DD} < 2.0 V | 2 | | 2 | |
| External | | X1 input | ENMP = 0 | $4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 4 | | 25 | MHz |
| clock | X2 X1 \ | frequency (fx) | | 2.7 V ≤ V _{DD} < 4.5 V | 4 | | 12.5 | |
| | | | | $2.0 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$ | 4 | | 6.25 | |
| | | | | | 1.8 V ≤ V _{DD} < 2.0 V | 4 | | 4 |
| | l | | ENMP = 1 | $4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 2 | | 12.5 | MHz |
| | | | | 2.7 V ≤ V _{DD} < 4.5 V | 2 | | 6.25 | |
| | | | | $2.0 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$ | 2 | | 3.125 | |
| | | | | $1.8 \text{ V} \le \text{V}_{DD} < 2.0 \text{ V}$ | 2 | | 2 | |
| | | X1 input high-/low-level width (twxH, twxL) | | | 15 | | 250 | ns |
| | X1 input rising/falling | 4.5 V ≤ V _{DD} | ≤ 5.5 V | 0 | | 5 | ns | |
| | | time (txR, txF) | 2.7 V ≤ V _{DD} < 4.5 V | | 0 | | 10 | |
| | | 2.0 V ≤ V _{DD} < 2.7 V | | 0 | | 20 | | |
| | | | 1.8 V ≤ V _{DD} | < 2.0 V | 0 | | 30 | |

Cautions 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- · Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- . Do not fetch signals from the oscillator.
- 2. When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched back to the main system clock after the oscillation stabilization time is secured by the program.

Subsystem Clock Oscillator Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

| Resonator | Recommended Circuit | Parameter | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------|----------------------|--|---------------------------------|------|--------|------|------|
| Crystal | Vss XT2 XT1 | Oscillation frequency (fxT) | | 32 | 32.768 | 35 | kHz |
| resonator | | Oscillation stabilization | 4.5 V ≤ V _{DD} ≤ 5.5 V | | 1.2 | 2 | S |
| | time ^{Note} | 1.8 V ≤ V _{DD} < 4.5 V | | | 10 | | |
| External | XT2 XT1 | XT1 input frequency (fxT) | | 32 | | 35 | kHz |
| clock | | XT1 input high-/low-level width (txth, txtl) | | 14.3 | | 15.6 | μs |

Note Time required to stabilize oscillation after applying the supply voltage (VDD).

Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- . Do not cross the wiring with other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- . Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

Remark For the resonator selection and oscillator constant, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Recommended Oscillator Constant

Main system clock: Ceramic resonator connection ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

(1) μ PD784214A, 784215A, 784216A, 784214AY, 784215AY, 784216AY

| Manufacturer | Part Number | Oscillation Frequency | Recommended Circuit Constants | | Oscillatio Rar | n Voltage nge | Oscillation Stabilization Time |
|--------------|-----------------|--------------------------|-------------------------------|---------|-------------------|------------------|-----------------------------------|
| | | fxx (MHz) | C1 (pF) | C2 (pF) | MIN. (V) | MAX. (V) | (MAX.) tost (ms) |
| Murata Mfg. | CSTLS4M00G56-B0 | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.40 |
| Co., Ltd. | CSTLS8M00G53-B0 | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.28 |
| | CSTLA12M5T55-B0 | 12.5 | On-chip | On-chip | 4.5 | 5.5 | 0.29 |

Caution The oscillator constant is a reference value based on evaluation in specific environments by the resonator manufacturer. If the oscillator characteristics need to be optimized in the actual application, request the resonator manufacturer for evaluation on the implementation circuit. Note that the oscillation voltage and oscillation frequency merely indicate the characteristics of the oscillator. Use the internal operation conditions of each product within the specifications of the DC and AC characteristics.

(2) μ PD784217A, 784218A, 784217AY, 784218AY (1/2)

| Manufacturer | Part Number | Oscillation Frequency | | nded Circuit stants | Oscillatio Rar | n Voltage nge | Oscillation Stabilization Time |
|--------------|--------------------|--------------------------|---------|------------------------|-------------------|------------------|-----------------------------------|
| | | fxx (MHz) | C1 (pF) | C2 (pF) | MIN. (V) | MAX. (V) | (MAX.) tost (ms) |
| Murata Mfg. | CSTCC2.00MG0H6 | 2.0 | On-chip | On-chip | 1.9 | 5.5 | 0.46 |
| Co., Ltd. | CSA2.00MG040 | 2.0 | 100 | 100 | 2.0 | 5.5 | 0.74 |
| | CST2.00MG040 | 2.0 | On-chip | On-chip | 2.0 | 5.5 | 0.74 |
| | CSTCC4.00MG0H6 | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.43 |
| | CSTCC4.00MGU0H6 | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.43 |
| | CSA4.00MG | 4.0 | 30 | 30 | 2.7 | 5.5 | 0.32 |
| | CST4.00MGW | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.32 |
| | CSA4.00MG093 | 4.0 | 30 | 30 | 2.7 | 5.5 | 0.32 |
| | CST4.00MGW093 | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.32 |
| | CSTLS4M00G56-B0 | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.45 |
| | CSTLS4M00G56093-B0 | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.45 |
| | CSTCC6.00MG0H6 | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.45 |
| | CSTCC6.00MGU0H6 | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.45 |
| | CSA6.00MG | 6.0 | 30 | 30 | 2.7 | 5.5 | 0.33 |
| | CST6.00MGW | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.33 |
| | CSA6.00MG093 | 6.0 | 30 | 30 | 2.7 | 5.5 | 0.33 |
| | CST6.00MGW093 | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.33 |
| | CSTLS6M00G56-B0 | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.45 |
| | CSTLS6M00G56093-B0 | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.45 |
| | CSTCC8.00MG | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.28 |
| | CSTCC8.00MG093 | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.28 |

(2) μ PD784217A, 784218A, 784217AY, 784218AY (2/2)

| Manufacturer | Part Number | Oscillation Frequency | | ded Circuit tants | | n Voltage nge | Oscillation Stabilization Time |
|--------------|--------------------|--------------------------|---------|----------------------|----------|------------------|-----------------------------------|
| | | fxx (MHz) | C1 (pF) | C2 (pF) | MIN. (V) | MAX. (V) | (MAX.) tost (ms) |
| Murata Mfg. | CSA8.00MTZ | 8.0 | 30 | 30 | 4.5 | 5.5 | 0.30 |
| Co, Ltd. | CST8.00MTW | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.30 |
| | CSA8.00MTZ093 | 8.0 | 30 | 30 | 4.5 | 5.5 | 0.30 |
| | CST8.00MTW093 | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.30 |
| | CSTLS8M00G53-B0 | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.27 |
| | CSTLS8M00G53093-B0 | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.27 |
| | CSTCC10.0MG | 10.0 | On-chip | On-chip | 4.5 | 5.5 | 0.28 |
| | CSTCC10.0MG093 | 10.0 | On-chip | On-chip | 4.5 | 5.5 | 0.28 |
| | CSA10.0MTZ | 10.0 | 30 | 30 | 4.5 | 5.5 | 0.32 |
| | CST10.0MTW | 10.0 | On-chip | On-chip | 4.5 | 5.5 | 0.32 |
| | CSA10.0MTZ093 | 10.0 | 30 | 30 | 4.5 | 5.5 | 0.32 |
| | CST10.0MTW093 | 10.0 | On-chip | On-chip | 4.5 | 5.5 | 0.32 |
| | CSTCV12.5MTJ0C4 | 12.5 | On-chip | On-chip | 4.5 | 5.5 | 0.26 |
| | CSA12.5MTZ | 12.5 | 30 | 30 | 4.5 | 5.5 | 0.30 |
| | CSTLA12M5T55-B0 | 12.5 | On-chip | On-chip | 4.5 | 5.5 | 0.30 |
| | CSA12.5MTZ093 | 12.5 | 30 | 30 | 4.5 | 5.5 | 0.30 |
| | CSTLA12M5T55093-B0 | 12.5 | On-chip | On-chip | 4.5 | 5.5 | 0.30 |
| Kyocera | PBRC2.00AR-A | 2.0 | 68 | 68 | 1.9 | 5.5 | 0.4 |
| Corporation | PBRC4.00HR | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.4 |
| | PBRC6.00HR | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.2 |
| | SSR8.00CR-S24 | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.4 |
| | SSR12.50CR-S24 | 12.5 | On-chip | On-chip | 4.5 | 5.5 | 0.3 |
| TDK | FCR4.0MC5 | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.28 |
| | FCR6.0MC5 | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.28 |
| | FCR8.0MC5 | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.3 |
| | FCR10.0MC5 | 10.0 | On-chip | On-chip | 4.5 | 5.5 | 0.4 |

Caution The oscillator constant is a reference value based on evaluation in specific environments by the resonator manufacturer. If the oscillator characteristics need to be optimized in the actual application, request the resonator manufacturer for evaluation on the implementation circuit. Note that the oscillation voltage and oscillation frequency merely indicate the characteristics of the oscillator. Use the internal operation conditions of each product within the specifications of the DC and AC characteristics.

DC Characteristics (TA = -40 to +85°C, VDD = AVDD = 1.8 to 5.5 V, Vss = AVss = 0 V) (1/3)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|----------------------------|------------------|--|--|-----------------------|------|---------------------|------|
| Input voltage, low | V _{IL1} | Note 1 | $2.2~V \leq V_{DD} \leq 5.5~V$ | 0 | | 0.3V _{DD} | V |
| | | | 1.8 V ≤ V _{DD} < 2.2 V | 0 | | 0.2V _{DD} | |
| | V _{IL2} | P00 to P06, P20, P22, P33, P34, | $2.2~V \leq V_{DD} \leq 5.5~V$ | 0 | | 0.2V _{DD} | V |
| | | P70, P72, P100 to P103, RESET | 1.8 V ≤ V _{DD} < 2.2 V | 0 | | 0.15V _{DD} | |
| | V _{IL3} | P90 to P95 | $2.2~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$ | 0 | | 0.3V _{DD} | V |
| | | (N-ch open drain) | 1.8 V ≤ V _{DD} < 2.2 V | 0 | | 0.2V _{DD} | |
| | V _{IL4} | P10 to P17, P130, P131 | $2.2~V \leq V_{DD} \leq 5.5~V$ | 0 | | 0.3V _{DD} | V |
| | | | 1.8 V ≤ V _{DD} < 2.2 V | 0 | | 0.2V _{DD} | |
| | V _{IL5} | X1, X2, XT1, XT2 | $2.2~V \leq V_{DD} \leq 5.5~V$ | 0 | | 0.2V _{DD} | V |
| | | | 1.8 V ≤ V _{DD} < 2.2 V | 0 | | 0.1V _{DD} | |
| | VIL6 | P25, P27 | $2.2~V \leq V_{DD} \leq 5.5~V$ | 0 | | 0.3V _{DD} | V |
| | | | 1.8 V ≤ V _{DD} < 2.2 V | 0 | | 0.2V _{DD} | |
| Input voltage, high | V _{IH1} | Note 1 | $2.2 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 0.7V _{DD} | | V _{DD} | V |
| | | | 1.8 V ≤ V _{DD} < 2.2 V | 0.8V _{DD} | | V _{DD} | |
| | V _{IH2} | P00 to P06, P20, P22, P33, P34, | $2.2~V \leq V_{DD} \leq 5.5~V$ | 0.8V _{DD} | | V _{DD} | V |
| | | P70, P72, P100 to P103, RESET | 1.8 V ≤ V _{DD} < 2.2 V | 0.85V _{DD} | | V _{DD} | |
| | V _{IH3} | P90 to P95 | $2.2~V \leq V_{DD} \leq 5.5~V$ | 0.7V _{DD} | | 12 | V |
| | | (N-ch open drain) | 1.8 V ≤ V _{DD} < 2.2 V | 0.8V _{DD} | | V _{DD} | |
| | V _{IH4} | P10 to P17, P130, P131 | $2.2~V \leq V_{DD} \leq 5.5~V$ | 0.7V _{DD} | | V _{DD} | V |
| | | | 1.8 V ≤ V _{DD} < 2.2 V | 0.8V _{DD} | | V _{DD} | |
| | V _{IH5} | X1, X2, XT1, XT2 | $2.2~V \leq V_{\text{DD}} \leq 5.5~V$ | 0.8V _{DD} | | V _{DD} | V |
| | | | $1.8 \text{ V} \leq \text{V}_{DD} < 2.2 \text{ V}$ | 0.85V _{DD} | | V _{DD} | |
| | V _{IH6} | P25, P27 | $2.2~V \leq V_{\text{DD}} \leq 5.5~V$ | 0.7V _{DD} | | V _{DD} | V |
| | | | 1.8 V ≤ V _{DD} < 2.2 V | 0.8V _{DD} | | V _{DD} | |
| Output voltage, low | V _{OL1} | For pins other than P40 to P47, P50 to P57, P90 to P95, loL = 1.6 mANote 2 | 4.5 V ≤ V _{DD} ≤ 5.5 V | | | 0.4 | V |
| | | P40 to P47, P50 to P57 lo _L = 8 mA ^{Note 2} | 4.5 V ≤ V _{DD} ≤ 5.5 V | | | 1.0 | V |
| | | P90 to P95 lo _L = 15 mA ^{Note 2} | $4.5~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$ | | 0.8 | 2.0 | ٧ |
| | V _{OL2} | $I_{OL} = 400 \ \mu A^{Note 2}$ | | | | 0.5 | ٧ |
| Output voltage, high | Vон1 | IOH = -1 mANote 2 | $4.5~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$ | V _{DD} - 1.0 | | | V |
| | | I он = $-100 \mu A^{Note 2}$ | $1.8~V \leq V_{DD} \leq 5.5~V$ | V _{DD} - 0.5 | | | V |
| Input leakage current, low | ILIL1 | V1 = 0 V | Except X1, X2, XT1, XT2 | | | -3 | μΑ |
| | ILIL2 | | X1, X2, XT1, XT2 | | | -20 | μΑ |

Notes 1. P21, P23, P24, P26, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P60 to P67, P71, P120 to P127

2. Per pin

DC Characteristics (TA = -40 to +85°C, VDD = AVDD = 1.8 to 5.5 V, Vss = AVss = 0 V) (2/3)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|------------------------------|--------|--|----------------------------|------|------|------|------|
| Input leakage current, high | Ішн1 | VI = VDD | Except X1, X2, XT1, XT2 | | | 3 | μΑ |
| | ILIH2 | | X1, X2, XT1, XT2 | | | 20 | μΑ |
| | Ішнз | V _I = 12 V (N-ch open drain) | P90 to P95 | | | 20 | μΑ |
| Output leakage current, low | ILOL1 | Vo = 0 V | | | | -3 | μΑ |
| Output leakage current, high | Ісонт | Vo = VDD | | | | 3 | μΑ |

(1) μ PD784214A, 784215A, 784216A, 784214AY, 784215AY, 784216AY

| Parameter | Symbol | | Conditions | MIN. | TYP. | MAX. | Unit |
|------------------------|-------------------|----------------------|---|------|------|------|------|
| Supply current | I _{DD1} | Operation | $fxx = 12.5 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$ | | 11 | 40 | mA |
| | | mode | fxx = 6 MHz, V _{DD} = 3.0 V ±10% | | 3 | 17 | mA |
| | | | fxx = 2 MHz, V _{DD} = 2.0 V ±10% | | 1 | 8 | mA |
| | I _{DD2} | HALT mode | fxx = 12.5 MHz, V _{DD} = 5.0 V ±10% | | 5 | 20 | mA |
| | | | $fxx = 6 \text{ MHz}, V_{DD} = 3.0 \text{ V} \pm 10\%$ | | 2 | 8 | mA |
| | | | $fxx = 2 \text{ MHz}, V_{DD} = 2.0 \text{ V} \pm 10\%$ | | 0.3 | 3.5 | mA |
| | IDD3 | IDLE mode | $fxx = 12.5 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$ | | 1 | 2.5 | mA |
| | | | fxx = 6 MHz, V _{DD} = 3.0 V ±10% | | 0.4 | 1.3 | mA |
| | | | fxx = 2 MHz, V _{DD} = 2.0 V ±10% | | 0.2 | 0.9 | mA |
| | I _{DD4} | | fxx = 32 kHz, V _{DD} = 5.0 V ±10% | | 80 | 200 | μΑ |
| | | mode ^{Note} | fxx = 32 kHz, V _{DD} = 3.0 V ±10% | | 60 | 110 | μΑ |
| | | | fxx = 32 kHz, V _{DD} = 2.0 V ±10% | | 30 | 100 | μΑ |
| | I _{DD5} | HALT | fxx = 32 kHz, V _{DD} = 5.0 V ±10% | | 60 | 160 | μΑ |
| | | mode ^{Note} | fxx = 32 kHz, V _{DD} = 3.0 V ±10% | | 20 | 80 | μΑ |
| | | | fxx = 32 kHz, V _{DD} = 2.0 V ±10% | | 10 | 70 | μΑ |
| | I _{DD6} | IDLE | fxx = 32 kHz, V _{DD} = 5.0 V ±10% | | 50 | 150 | μΑ |
| | | mode ^{Note} | fxx = 32 kHz, V _{DD} = 3.0 V ±10% | | 15 | 70 | μΑ |
| | | | fxx = 32 kHz, V _{DD} = 2.0 V ±10% | | 5 | 60 | μΑ |
| Data retention voltage | V _{DDDR} | HALT, IDLE m | odes | 1.8 | | 5.5 | V |
| Data retention current | Idddr | STOP mode | V _{DD} = 2.0 V ±10% | | 2 | 10 | μΑ |
| | | | V _{DD} = 5.0 V ±10% | | 10 | 50 | μΑ |
| Pull-up resistor | RL | Vı = 0 V | | 10 | 30 | 100 | kΩ |

Note When the main system clock is stopped and subsystem clock is operating.

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (TA = -40 to $+85^{\circ}$ C, VDD = AVDD = 1.8 to 5.5 V, Vss = AVss = 0 V) (3/3)

(2) μ PD784217A, 784218A, 784217AY, 784218AY

| Parameter | Symbol | | Conditions | MIN. | TYP. | MAX. | Unit |
|------------------------|-------------------|----------------------|--|------|------|------|------|
| Supply current | I _{DD1} | Operation | $fxx = 12.5 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$ | | 11 | 40 | mA |
| | | mode | fxx = 6 MHz, V _{DD} = 3.0 V ±10% | | 4 | 17 | mA |
| | | | fxx = 2 MHz, V _{DD} = 2.0 V ±10% | | 1 | 8 | mA |
| | I _{DD2} | HALT mode | $f_{XX} = 12.5 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$ | | 6 | 20 | mA |
| | | | fxx = 6 MHz, V _{DD} = 3.0 V ±10% | | 2 | 8 | mA |
| | | | fxx = 2 MHz, V _{DD} = 2.0 V ±10% | | 0.4 | 3.5 | mA |
| | IDD3 | IDLE mode | $fxx = 12.5 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$ | | 1 | 2.5 | mA |
| | | | fxx = 6 MHz, V _{DD} = 3.0 V ±10% | | 0.4 | 1.3 | mA |
| | | | fxx = 2 MHz, V _{DD} = 2.0 V ±10% | | 0.2 | 0.9 | mA |
| | IDD4 | Operation | fxx = 32 kHz, V _{DD} = 5.0 V ±10% | | 80 | 200 | μΑ |
| | | mode ^{Note} | fxx = 32 kHz, V _{DD} = 3.0 V ±10% | | 60 | 110 | μΑ |
| | | | fxx = 32 kHz, V _{DD} = 2.0 V ±10% | | 30 | 100 | μΑ |
| | I _{DD5} | HALT | fxx = 32 kHz, V _{DD} = 5.0 V ±10% | | 60 | 160 | μΑ |
| | | mode ^{Note} | fxx = 32 kHz, V _{DD} = 3.0 V ±10% | | 20 | 80 | μΑ |
| | | | fxx = 32 kHz, V _{DD} = 2.0 V ±10% | | 10 | 70 | μΑ |
| | I _{DD6} | IDLE | fxx = 32 kHz, V _{DD} = 5.0 V ±10% | | 50 | 150 | μΑ |
| | | mode ^{Note} | fxx = 32 kHz, V _{DD} = 3.0 V ±10% | | 15 | 70 | μΑ |
| | | | fxx = 32 kHz, V _{DD} = 2.0 V ±10% | | 5 | 60 | μΑ |
| Data retention voltage | V _{DDDR} | HALT, IDLE m | nodes | 1.8 | | 5.5 | V |
| Data retention current | Idddr | STOP mode | V _{DD} = 2.0 V ±10% | | 2 | 10 | μΑ |
| | | | V _{DD} = 5.0 V ±10% | | 10 | 50 | μΑ |
| Pull-up resistor | RL | V1 = 0 V | • | 10 | 30 | 100 | kΩ |

Note When the main system clock is stopped and subsystem clock is operating.

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

AC Characteristics (TA = -40 to $+85^{\circ}$ C, VDD = AVDD = 1.8 to 5.5 V, Vss = AVss = 0 V)

(1) Read/write operation (1/3)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|----------------|--|-------------------|------|-----------------------|------|
| Cycle time | tcyk | $4.5~V \leq V_{DD} \leq 5.5~V$ | 80 | | | ns |
| | | $2.7 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$ | 160 | | | ns |
| | | $2.0 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$ | 320 | | | ns |
| | | 1.8 V ≤ V _{DD} < 2.0 V | 500 | | | ns |
| Address setup time | tsast | V _{DD} = 5.0 V ±10% | (0.5 + a) T – 20 | | | ns |
| (to ASTB↓) | | V _{DD} = 3.0 V ±10% | (0.5 + a) T – 40 | | | ns |
| | | V _{DD} = 2.0 V ±10% | (0.5 + a) T - 80 | | | ns |
| Address hold time | t HSTLA | V _{DD} = 5.0 V ±10% | 0.5T – 19 | | | ns |
| (from ASTB↓) | | V _{DD} = 3.0 V ±10% | 0.5T – 24 | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0.5T - 34 | | | ns |
| ASTB high-level width | twsтн | V _{DD} = 5.0 V ±10% | (0.5 + a) T - 17 | | | ns |
| | | V _{DD} = 3.0 V ±10% | (0.5 + a) T - 40 | | | ns |
| | | V _{DD} = 2.0 V ±10% | (0.5 + a) T - 110 | | | ns |
| Address hold time | thra | V _{DD} = 5.0 V ±10% | 0.5T – 14 | | | ns |
| $(from \overline{RD} \uparrow)$ | | V _{DD} = 3.0 V ±10% | 0.5T – 14 | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0.5T – 14 | | | ns |
| Delay time from address to | tdar | V _{DD} = 5.0 V ±10% | (1 + a) T – 24 | | | ns |
| RD↓ | | V _{DD} = 3.0 V ±10% | (1 + a) T – 35 | | | ns |
| | | V _{DD} = 2.0 V ±10% | (1 + a) T - 80 | | | ns |
| Address float time | tfar | V _{DD} = 5.0 V ±10% | | | 0 | ns |
| (from $\overline{RD}\downarrow$) | | V _{DD} = 3.0 V ±10% | | | 0 | ns |
| | | V _{DD} = 2.0 V ±10% | | | 0 | ns |
| Data input time from | t DAID | V _{DD} = 5.0 V ±10% | | | (2.5 + a + n) T - 37 | ns |
| address | | V _{DD} = 3.0 V ±10% | | | (2.5 + a + n) T - 52 | ns |
| | | V _{DD} = 2.0 V ±10% | | | (2.5 + a + n) T - 120 | ns |
| Data input time from ASTB↓ | tostid | V _{DD} = 5.0 V ±10% | | | (2 + n) T – 35 | ns |
| | | V _{DD} = 3.0 V ±10% | | | (2 + n) T - 50 | ns |
| | | V _{DD} = 2.0 V ±10% | | | (2 + n) T - 80 | ns |
| Data input time from $\overline{\text{RD}} \downarrow$ | torid | V _{DD} = 5.0 V ±10% | | | (1.5 + n) T - 40 | ns |
| | | VDD = 3.0 V ±10% | | | (1.5 + n) T - 50 | ns |
| | | V _{DD} = 2.0 V ±10% | | | (1.5 + n) T - 90 | ns |
| Delay time from ASTB↓ to | tostr | V _{DD} = 5.0 V ±10% | 0.5T – 9 | | | ns |
| RD↓ | | V _{DD} = 3.0 V ±10% | 0.5T – 9 | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0.5T – 20 | | | ns |
| Data hold time (from RD↑) | thrid | V _{DD} = 5.0 V ±10% | 0 | | | ns |
| | | V _{DD} = 3.0 V ±10% | 0 | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0 | | | ns |

Remark T: tcyk = 1/fxx (fxx: Main system clock frequency)

a: 1 (during address wait), otherwise, 0

(1) Read/write operation (2/3)

| | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------------------------|---------------|------------------------------|------------------|------|------------|------|
| Address active time from | tdra | V _{DD} = 5.0 V ±10% | 0.5T – 2 | | | ns |
| RD↑ | | V _{DD} = 3.0 V ±10% | 0.5T – 12 | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0.5T – 35 | | | ns |
| Delay time from RD [↑] | t DRST | V _{DD} = 5.0 V ±10% | 0.5T – 9 | | | ns |
| to ASTB↑ | | V _{DD} = 3.0 V ±10% | 0.5T – 9 | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0.5T – 40 | | | ns |
| RD low-level width | twrL | V _{DD} = 5.0 V ±10% | (1.5 + n) T – 25 | | | ns |
| | | V _{DD} = 3.0 V ±10% | (1.5 + n) T – 30 | | | ns |
| | | V _{DD} = 2.0 V ±10% | (1.5 + n) T – 25 | | | ns |
| Address active time | towa | V _{DD} = 5.0 V ±10% | 0.5T – 2 | | | ns |
| from WR↑ | | V _{DD} = 3.0 V ±10% | 0.5T – 12 | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0.5T – 35 | | | ns |
| Delay time from | tdaw | V _{DD} = 5.0 V ±10% | (1 + a) T – 24 | | | ns |
| address to WR↓ | | V _{DD} = 3.0 V ±10% | (1 + a) T – 34 | | | ns |
| | | V _{DD} = 2.0 V ±10% | (1 + a) T – 70 | | | ns |
| Address hold time | thwa | V _{DD} = 5.0 V ±10% | 0.5T – 14 | | | ns |
| (from WR↑) | | V _{DD} = 3.0 V ±10% | 0.5T – 14 | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0.5T – 14 | | | ns |
| Delay time from | tostod | V _{DD} = 5.0 V ±10% | | | 0.5T + 15 | ns |
| ASTB↓ to data output | | V _{DD} = 3.0 V ±10% | | | 0.5T + 30 | ns |
| | | V _{DD} = 2.0 V ±10% | | | 0.5T + 240 | ns |
| Delay time from WR↓ | towoo | V _{DD} = 5.0 V ±10% | | | 0.5T - 30 | ns |
| to data output | | V _{DD} = 3.0 V ±10% | | | 0.5T - 30 | ns |
| | | V _{DD} = 2.0 V ±10% | | | 0.5T - 30 | ns |
| Delay time from ASTB↓ | tostw | V _{DD} = 5.0 V ±10% | 0.5T – 9 | | | ns |
| to WR ↓ | | V _{DD} = 3.0 V ±10% | 0.5T – 9 | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0.5T – 20 | | | ns |
| Data setup time (to WR↑) | tsodwr | V _{DD} = 5.0 V ±10% | (1.5 + n) T – 20 | | | ns |
| | | V _{DD} = 3.0 V ±10% | (1.5 + n) T – 25 | | | ns |
| | | V _{DD} = 2.0 V ±10% | (1.5 + n) T - 70 | | | ns |
| Data hold time (from WR↑) | thwod | V _{DD} = 5.0 V ±10% | 0.5T – 14 | | | ns |
| | | V _{DD} = 3.0 V ±10% | 0.5T – 14 | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0.5T - 50 | | | ns |
| Delay time from WR↑ | t DWST | V _{DD} = 5.0 V ±10% | 0.5T – 9 | | | ns |
| to ASTB↑ | | V _{DD} = 3.0 V ±10% | 0.5T – 9 | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0.5T – 30 | | | ns |
| WR low-level width | twwL | V _{DD} = 5.0 V ±10% | (1.5 + n) T – 25 | | | ns |
| | | V _{DD} = 3.0 V ±10% | (1.5 + n) T – 30 | | | ns |
| | | V _{DD} = 2.0 V ±10% | (1.5 + n) T – 30 | | | ns |

Remark T: tcyk = 1/fxx (fxx: Main system clock frequency)

a: 1 (during address wait), otherwise, 0

(1) Read/write operation (3/3)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------|--------|------------------------------|-----------|------|------|------|
| Delay time from address | tadexd | V _{DD} = 5.0 V ±10% | 0 | | | ns |
| to EXA↓ | | V _{DD} = 3.0 V ±10% | 0 | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0 | | | ns |
| Delay time from EXA↓ to | tехтан | V _{DD} = 5.0 V ±10% | 0.5T – 20 | | | ns |
| ASTB↓ | | V _{DD} = 3.0 V ±10% | 0.5T – 30 | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0.5T – 40 | | | ns |
| Delay time from RD↑ to | texrds | V _{DD} = 5.0 V ±10% | 0 | | | ns |
| EXA↑ | | V _{DD} = 3.0 V ±10% | 0 | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0 | | | ns |
| Delay time from WR↑ to | texwos | V _{DD} = 5.0 V ±10% | Т | | | ns |
| EXA↑ | | V _{DD} = 3.0 V ±10% | Т | | | ns |
| | | V _{DD} = 2.0 V ±10% | Т | | | ns |
| Delay time from EXA↑ to | texadr | V _{DD} = 5.0 V ±10% | 0.5T | | | ns |
| ASTB↑ | | V _{DD} = 3.0 V ±10% | 0.5T | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0.5T | | | ns |

Remark T: tcyk = 1/fxx (fxx: Main system clock frequency)

(2) External wait timing (1/2)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|------------------------------|--------------------|------------------------------|------------------|------|------------------|------|
| Input time from address to | t DAWT | V _{DD} = 5.0 V ±10% | | | (2 + a) T - 40 | ns |
| WAIT↓ | | V _{DD} = 3.0 V ±10% | | | (2 + a) T - 60 | ns |
| | | V _{DD} = 2.0 V ±10% | | | (2 + a) T – 300 | ns |
| Input time from ASTB↓ to | tostwt | V _{DD} = 5.0 V ±10% | | | 1.5T – 40 | ns |
| $\overline{WAIT} \downarrow$ | | V _{DD} = 3.0 V ±10% | | | 1.5T – 60 | ns |
| | | V _{DD} = 2.0 V ±10% | | | 1.5T – 260 | ns |
| Hold time from ASTB↓ to | thstwt | V _{DD} = 5.0 V ±10% | (0.5 + n) T + 5 | | | ns |
| WAIT | | V _{DD} = 3.0 V ±10% | (0.5 + n) T + 10 | | | ns |
| | | V _{DD} = 2.0 V ±10% | (0.5 + n) T + 30 | | | ns |
| Delay time from ASTB↓ to | tostwth | V _{DD} = 5.0 V ±10% | | | (1.5 + n) T - 40 | ns |
| WAIT↑ | | V _{DD} = 3.0 V ±10% | | | (1.5 + n) T - 60 | ns |
| | | V _{DD} = 2.0 V ±10% | | | (1.5 + n) T - 90 | ns |
| Input time from RD↓ to | tdRWTL | V _{DD} = 5.0 V ±10% | | | T – 40 | ns |
| $\overline{WAIT} \downarrow$ | | V _{DD} = 3.0 V ±10% | | | T – 60 | ns |
| | | V _{DD} = 2.0 V ±10% | | | T – 70 | ns |
| Hold time from RD↓ to | t HRWT | V _{DD} = 5.0 V ±10% | nT + 5 | | | ns |
| WAIT | | V _{DD} = 3.0 V ±10% | nT + 10 | | | ns |
| | | V _{DD} = 2.0 V ±10% | nT + 30 | | | ns |
| Delay time from RD↓ to | t _{DRWTH} | V _{DD} = 5.0 V ±10% | | | (1 + n) T - 40 | ns |
| WAIT↑ | | V _{DD} = 3.0 V ±10% | | | (1 + n) T - 60 | ns |
| | | V _{DD} = 2.0 V ±10% | | | (1 + n) T - 90 | ns |
| Data input time from WAIT↑ | t DWTID | V _{DD} = 5.0 V ±10% | | | 0.5T – 5 | ns |
| | | V _{DD} = 3.0 V ±10% | | | 0.5T - 10 | ns |
| | | V _{DD} = 2.0 V ±10% | | | 0.5T - 30 | ns |
| Delay time from WAIT↑ to | towtr | V _{DD} = 5.0 V ±10% | 0.5T | | | ns |
| RD↑ | | V _{DD} = 3.0 V ±10% | 0.5T | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0.5T + 5 | | | ns |
| Delay time from WAIT↑ to | t DWTW | V _{DD} = 5.0 V ±10% | 0.5T | | | ns |
| WR↑ | | V _{DD} = 3.0 V ±10% | 0.5T | | | ns |
| | | V _{DD} = 2.0 V ±10% | 0.5T + 5 | | | ns |
| Input time from WR↓ to | towwtl | V _{DD} = 5.0 V ±10% | | | T – 40 | ns |
| $\overline{WAIT} \downarrow$ | | V _{DD} = 3.0 V ±10% | | | T - 60 | ns |
| | | V _{DD} = 2.0 V ±10% | | | T – 90 | ns |

Remark T: tcyk = 1/fxx (fxx: Main system clock frequency)

a: 1 (during address wait), otherwise, 0

(2) External wait timing (2/2)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|------------------------|--------|------------------------------|---------|------|----------------|------|
| Hold time from WR↓ to | tнwwт | V _{DD} = 5.0 V ±10% | nT + 5 | | | ns |
| WAIT | | V _{DD} = 3.0 V ±10% | nT + 10 | | | ns |
| | | V _{DD} = 2.0 V ±10% | nT + 30 | | | ns |
| Delay time from WR↓ to | towwTH | V _{DD} = 5.0 V ±10% | | | (1 + n) T - 40 | ns |
| WAIT↑ | | V _{DD} = 3.0 V ±10% | | | (1 + n) T - 60 | ns |
| | | V _{DD} = 2.0 V ±10% | | | (1 + n) T - 90 | ns |

Remark T: tcyk = 1/fxx (fxx: Main system clock frequency)

(3) Serial operation (TA = -40 to +85°C, VDD = AVDD = 1.8 to 5.5 V, Vss = AVss = 0 V) (1/2)

(a) 3-wire serial I/O mode (SCK: Internal clock output)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--------------------------------------|-------------------|---|--------------|------|------|------|
| SCK cycle time | tkcy1 | $4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$ | 640 | | | ns |
| | | 2.7 V ≤ V _{DD} < 4.5 V | 1,280 | | | ns |
| | | 2.0 V ≤ V _{DD} < 2.7 V | 2,560 | | | ns |
| | | 1.8 V ≤ V _{DD} < 2.0 V | 4,000 | | | ns |
| SCK high-/low-level | t кн1, | $4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$ | 270 | | | ns |
| width | t KL1 | 2.7 V ≤ V _{DD} < 4.5 V | 590 | | | ns |
| | | 2.0 V ≤ V _{DD} < 2.7 V | 1,180 | | | ns |
| | | 1.8 V ≤ V _{DD} < 2.0 V | 1,900 | | | ns |
| SI setup time (to SCK↑) | tsıĸı | $2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$ | 10 | | | ns |
| | | 1.8 V ≤ V _{DD} < 2.7 V | 30 | | | ns |
| SI hold time (from SCK↑) | t _{HIK1} | | 40 | | | ns |
| Delay time from SCK↓ to SO output | tDSO1 | | | | 30 | ns |
| Hold time from SCK↑ to SO output | t _{HSO1} | | tксу1/2 — 50 | | | ns |

(b) 3-wire serial I/O mode (SCK: External clock input)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--------------------------------------|--------------|--|--------------|------|------|------|
| SCK cycle time | tkcy2 | $4.5~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$ | 640 | | | ns |
| | | 2.7 V ≤ V _{DD} < 4.5 V | 1,280 | | | ns |
| | | 2.0 V ≤ V _{DD} < 2.7 V | 2,560 | | | ns |
| | | 1.8 V ≤ V _{DD} < 2.0 V | 4,000 | | | ns |
| SCK high-/low-level | tĸH2, | $4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$ | 320 | | | ns |
| width | t KL2 | 2.7 V ≤ V _{DD} < 4.5 V | 640 | | | ns |
| | | $2.0 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$ | 1,280 | | | ns |
| | | 1.8 V ≤ V _{DD} < 2.0 V | 2,000 | | | ns |
| SI setup time (to SCK↑) | tsık2 | $2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 10 | | | ns |
| | | 1.8 V ≤ V _{DD} < 2.7 V | 30 | | | ns |
| SI hold time (from SCK↑) | tHIK2 | | 40 | | | ns |
| Delay time from SCK↓ to SO output | tDSO2 | | | | 30 | ns |
| Hold time from SCK↑ to SO output | thso2 | | tксу2/2 - 50 | | | ns |

(c) UART mode

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------|---------------|--|-------|------|------|------|
| ASCK cycle time | tксүз | $4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$ | 417 | | | ns |
| | | 2.7 V ≤ V _{DD} < 4.5 V | 833 | | | ns |
| | | 1.8 V ≤ V _{DD} < 2.7 V | 1,667 | | | ns |
| ASCK high-/low-level | t кнз, | $4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 208 | | | ns |
| width | tкLз | 2.7 V ≤ V _{DD} < 4.5 V | 416 | | | ns |
| | | 1.8 V ≤ V _{DD} < 2.7 V | 833 | | | ns |

(3) Serial operation ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = AV_{DD} = 1.8 \text{ to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$) (2/2)

(d) I²C bus mode

| F | arameter | Symbol | Standa | rd Mode | High-Spe | ed Mode | Unit |
|----------------------------|-----------------------------------|---------------|---------------------|---------|------------------------------|-------------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | |
| SCL0 cloc | k frequency | fclk | 0 | 100 | 0 | 400 | kHz |
| Bus free ti and start o | me (between stop | t BUF | 4.7 | - | 1.3 | - | μs |
| Hold time ^N | lote 1 | thd:sta | 4.0 | - | 0.6 | - | μs |
| Low-level | width of SCL0 | tLOW | 4.7 | - | 1.3 | - | μs |
| High-level clock | width of SCL0 | t HIGH | 4.0 | - | 0.6 | - | μs |
| Setup time conditions | of start/restart | tsu:sta | 4.7 | - | 0.6 | - | μs |
| Data hold time | When using CBUS-compatible master | thd : dat | 5.0 | - | - | - | μs |
| | When using I ² C bus | | _O Note 2 | _ | ONote 2 | 0.9 Note 3 | μs |
| Data setup | time | tsu : dat | 250 | - | 100 ^{Note 4} | - | ns |
| Rising time SCL0 sign | e of SDA0 and als | tв | - | 1,000 | 20 + 0.1Cb ^{Note 5} | 300 | ns |
| Falling tim SCL0 sign | e of SDA0 and als | tF | - | 300 | 20 + 0.1Cb ^{Note 5} | 300 | ns |
| Setup time | of stop condition | tsu:sto | 4.0 | - | 0.6 | - | μs |
| Pulse widt restricted l | h of spike by input filter | tsp | - | _ | 0 | 50 | ns |
| Load capa bus line | citance of each | Cb | - | 400 | _ | 400 | pF |

Notes 1. For the start condition, the first clock pulse is generated after the hold time.

- 2. To fill the undefined area of the SCL0 falling edge, it is necessary for the device to provide an internal SDA0 signal (on V_{IHmin.}) with at least 300 ns of hold time.
- 3. If the device does not extend the SCL0 signal low-level hold time (tLow), only the maximum data hold time thd: DAT needs to be satisfied.
- **4.** The high-speed mode I²C bus can be used in a standard mode I²C bus system. In this case, the conditions described below must be satisfied.
 - If the device does not extend the SCL0 signal low-level hold time $t_{SU:DAT} \geq 250 \text{ ns}$
 - If the device extends the SCL0 signal low-level hold time
 Be sure to transmit the data bit to the SDA0 line before the SCL0 line is released
 (trmax. + tsu: DAT = 1,000 + 250 = 1,250 ns by standard mode I²C bus specification)
- 5. Cb: Total capacitance per bus line (unit: pF)

(4) Clock output operation (TA = -40 to +85°C, VDD = AVDD = 1.8 to 5.5 V, Vss = AVss = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------------------|---------------|---|------|------|--------|------|
| PCL cycle time | tcycL | 4.5 V ≤ V _{DD} ≤ 5.5 V, nT | 80 | | 31,250 | ns |
| PCL high-/low-level width | tcll, tclн | $4.5 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 0.5\text{T} - 10$ | 30 | | 15,615 | ns |
| PCL rise/fall time | tclr, | 4.5 V ≤ V _{DD} ≤ 5.5 V | | | 5 | ns |
| tclf | tclf | 2.7 V ≤ V _{DD} < 4.5 V | | | 10 | ns |
| | | 1.8 V ≤ V _{DD} < 2.7 V | | | 20 | ns |

Remark T: tcyk = 1/fxx (fxx: Main system clock frequency)

n: Divided frequency ratio set by software in the CPU

When using the main system clock: n = 1, 2, 4, 8, 16, 32, 64, 128
When using the subsystem clock: n = 1

(5) Other operations ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = AV_{DD} = 1.8 \text{ to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------------------|-----------------|----------------|------|------|------|------|
| NMI high-/low-level width | twnil, twnih | | 10 | | | μs |
| INTP input high-/low-level width | twiть, twiтн | INTP0 to INTP6 | 100 | | | ns |
| RESET high-/low-level width | twrsL, | | 10 | | | μs |

A/D Converter Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = AV_{DD} = 1.8 \text{ to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|------------------------------------|--------------------|---|--------|------|--------------------|------|
| Resolution | | | 8 | 8 | 8 | bit |
| Overall error Notes 1, 2 | | 2.7 V ≤ V _{DD} ≤ 5.5 V, 2.2 V ≤ AV _{REF0} ≤ V _{DD} , AV _{DD} = V _{DD} | | | ±1.2 | %FSR |
| | | 1.8 V ≤ VDD < 2.7 V, 1.8 V ≤ AVREF0 ≤ VDD, AVDD = VDD | | | ±1.6 | %FSR |
| Conversion time | tconv | | 14 | | 144 | μs |
| Sampling time | tsamp | | 24/fxx | | | μs |
| Analog input voltage | VIAN | | AVss | | AV _{REF0} | V |
| Reference voltage | AV _{REF0} | | 1.8 | | AVDD | V |
| Resistance between AVREFO and AVSS | Ravref0 | When not A/D converting | | 40 | | kΩ |

Notes 1. Quantization error (±1/2 LSB) is not included.

2. Overall error is indicated as a ratio to the full-scale value (%FSR).

Remark fxx: Main system clock frequency

D/A Converter Characteristics (Ta = -40 to +85°C, Vdd = AVdd = 1.8 to 5.5 V, Vss = AVss = 0 V)

| Parameter | Symbol | Co | onditions | MIN. | TYP. | MAX. | Unit |
|--------------------------|--------------------|--|---|------|------|-----------------|------|
| Resolution | | | | | 8 | 8 | bit |
| Overall error Notes 1, 2 | | · · | R = 10 M Ω , 2.0 V \leq AV _{REF1} \leq V _{DD} , 2.0 V \leq V _{DD} \leq 5.5 V, AV _{DD} = V _{DD} | | | ±0.6 | %FSR |
| | | $R = 10 \text{ M}\Omega, 1.8 \text{ V} \le \text{AVref1} \le \text{Vdd},$ $1.8 \text{ V} \le \text{Vdd} \le 2.0 \text{ V}, \text{AVdd} = \text{Vdd}$ | | | | ±1.2 | %FSR |
| Settling time | | Load conditions: | 4.5 V ≤ AV _{REF1} ≤ 5.5 V | | | 10 | μs |
| | | C = 30 pF | 2.7 V ≤ AV _{REF1} < 4.5 V | | | 15 | μs |
| | | | 1.8 V ≤ AV _{REF1} < 2.7 V | | | 20 | μs |
| Output resistance | Ro | DACS0, 1 = 55H | | | 8 | | kΩ |
| Reference voltage | AV _{REF1} | | | 1.8 | | V _{DD} | V |
| AVREF1 current | AIREF1 | For only 1 channel | | | | 2.5 | mA |


Notes 1. Quantization error (±1/2 LSB) is not included.

2. Overall error is indicated as a ratio to the full-scale value (%FSR).

Data Retention Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = AV_{DD} = 1.8 \text{ to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|--------------|-------------------------------|----------|------|----------|------|
| Data retention voltage | VDDDR | STOP mode | 1.8 | | 5.5 | V |
| Data retention current | IDDDR | VDDDR = 5.0 V ±10% | | 10 | 50 | μΑ |
| | | VDDDR = 2.0 V ±10% | | 2 | 10 | μΑ |
| V _{DD} rise time | t RVD | | 200 | | | μs |
| V _{DD} fall time | t FVD | | 200 | | | μs |
| V _{DD} hold time (from STOP mode setting) | thvd | | 0 | | | ms |
| STOP release signal input time | torel | | 0 | | | ms |
| Oscillation stabilization | twait | Crystal resonator | 30 | | | ms |
| wait time | | Ceramic resonator | 5 | | | ms |
| Low-level input voltage | VIL | RESET, P00/INTP0 to P06/INTP6 | 0 | | 0.1Vdddr | V |
| High-level input voltage | ViH | | 0.9VDDDR | | VDDDR | V |

AC Timing Test Points




Timing Waveforms

(1) Read operations



Remark The signal is output from pins A0 to A7 when P80 to P87 are unused.


(2) Write operation




Remark The signal is output from pins A0 to A7 when P80 to P87 are unused.

Serial Operation


(1) 3-wire serial I/O mode




(2) UART mode




(3) I^2C bus mode (μ PD784216AY, 784218AY Subseries only)




Clock Output Timing




Interrupt Input Timing




Reset Input Timing



Clock Timing



Data Retention Characteristics



* CHAPTER 31 ELECTRICAL SPECIFICATIONS (μPD78F4216A, 78F4218A, 78F4216AY, 78F4218AY)

Absolute Maximum Ratings (T_A = 25°C)


| Parameter | Symbol | | Conditions | Ratings | Unit |
|----------------------|--------------------|---------------------------------------|---------------------|-------------------------------|------|
| Supply voltage | V _{DD} | | | -0.3 to +6.5 | V |
| | V _{PP} | Note | | -0.3 to +10.5 | V |
| | AV _{DD} | | | -0.3 to V _{DD} + 0.3 | V |
| | AVss | | | -0.3 to Vss + 0.3 | V |
| | AV _{REF0} | A/D converter refe | rence voltage input | -0.3 to V _{DD} + 0.3 | V |
| | AV _{REF1} | D/A converter refe | rence voltage input | -0.3 to V _{DD} + 0.3 | V |
| Input voltage | VII | Other than P90 to | P95 | -0.3 to V _{DD} + 0.3 | V |
| | V _{I2} | P90 to P95 | N-ch open drain | -0.3 to +12 | V |
| | Vıз | V _{DD} pin during programing | | -0.3 to +10.5 | V |
| Analog input voltage | Van | Analog input pin | | AVss - 0.3 to AVREF0 + 0.3 | V |
| Output voltage | Vo | | | -0.3 to V _{DD} + 0.3 | V |
| Output current, low | lou | Per pin | | 15 | mA |
| | | Total of P2, P4 to | P8 | 75 | mA |
| | | Total of P0, P3, P9 | 9, P10, P12, P13 | 75 | mA |
| | | Total of all pins | | 100 | mA |
| Output current, high | Іон | Per pin | | -10 | mA |
| | | Total of all pins | | -50 | mA |
| Operating ambient | Та | During normal ope | ration | -40 to +85 | °C |
| temperature | | During flash memo | ory programming | +10 to +40 | °C |
| Storage temperature | T _{stg} | | | -65 to +150 | °C |

(The notes are explained on the following page.)

- Cautions 1. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
 - 2. The operating ambient temperature of the μ PD78F4216A and 78F4218A rank K is T_A = -10 to +60°C, and the storage temperature is T_{stg} = -10 to +80°C.

Note Make sure that the following conditions of the VPP voltage application timing are satisfied when the flash memory is written.


- When supply voltage rises
 VPP must exceed VDD 10 μs or more after VDD has reached the lower-limit value (1.9 V) of the operating voltage range (see a in the figure below).
- When supply voltage drops
 V_{DD} must be lowered 10 μs or more after V_{PP} falls below the lower-limit value (1.9 V) of the operating voltage range of V_{DD} (see b in the figure below).



Operating Conditions

- Operating ambient temperature (T_A): -40 to +85°C
- Power supply voltage and clock cycle time: see Figure 31-1
- \bullet Power supply voltage with subsystem clock operation: $V_{DD} = 1.9 \text{ to } 5.5 \text{ V}$

Figure 31-1. Power Supply Voltage and Clock Cycle Time (CPU Clock Frequency: fcpu)



Caution The operating voltage of the μ PD78F4216A and 78F4216AY rank K, E is 2.7 V \leq V_{DD} \leq 5.5 V.

Capacitance (TA = 25°C, VDD = Vss = 0 V)

| Parameter | Symbol | | Conditions | | TYP. | MAX. | Unit |
|--------------------|--------|------------------|-------------------|--|------|------|------|
| Input capacitance | Cı | f = 1 MHz | Other than port 9 | | | 15 | pF |
| | | Unmeasured pins | Port 9 | | | 20 | pF |
| Output capacitance | Со | returned to 0 V. | Other than port 9 | | | 15 | pF |
| | | | Port 9 | | | 20 | pF |
| I/O capacitance | Сю | | Other than port 9 | | | 15 | рF |
| | | | Port 9 | | | 20 | pF |

Main System Clock Oscillator Characteristics (T_A = −40 to +85°C)

| Resonator | Recommended Circuit | Parameter | | Conditions | MIN. | TYP. | MAX. | Unit |
|------------|---------------------|---|---------------------------------|--|------|------|-------|------|
| Ceramic | 1 1 | Oscillation | ENMP = 0 | $4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 4 | | 25 | MHz |
| resonator | X2 X1 Vss | frequency (fx) | | 2.7 V ≤ V _{DD} < 4.5 V | 4 | | 12.5 | |
| or crystal | | | | 2.0 V ≤ V _{DD} < 2.7 V | 4 | | 6.25 | |
| resonator | | | | 1.9 V ≤ V _{DD} < 2.0 V | 4 | | 4 | |
| | | | ENMP = 1 | $4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 2 | | 12.5 | MHz |
| | '' 777 | | | 2.7 V ≤ V _{DD} < 4.5 V | 2 | | 6.25 | |
| | | | | $2.0 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$ | 2 | | 3.125 | |
| | | | | 1.9 V ≤ V _{DD} < 2.0 V | 2 | | 2 | |
| External | | X1 input | ENMP = 0 | $4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 4 | | 25 | MHz |
| clock | X2 X1 | frequency (fx) | | 2.7 V ≤ V _{DD} < 4.5 V | 4 | | 12.5 | |
| | | | | 2.0 V ≤ V _{DD} < 2.7 V | 4 | | 6.25 | |
| | Å | | | 1.9 V ≤ V _{DD} < 2.0 V | 4 | | 4 | |
| | | | ENMP = 1 | $4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 2 | | 12.5 | MHz |
| | | | | 2.7 V ≤ V _{DD} < 4.5 V | 2 | | 6.25 | |
| | | | | $2.0 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$ | 2 | | 3.125 | |
| | | | | 1.9 V ≤ V _{DD} < 2.0 V | 2 | | 2 | |
| | | X1 input high-/low-level width (twxH, twxL) | | | 15 | | 250 | ns |
| | | X1 input rising/falling | 4.5 V ≤ V _{DD} | ≤ 5.5 V | 0 | | 5 | ns |
| | | time (txR, txF) | 2.7 V ≤ V _{DD} | < 4.5 V | 0 | | 10 | |
| | | | 2.0 V ≤ V _{DD} < 2.7 V | | 0 | | 20 | |
| | | | 1.9 V ≤ V _{DD} | < 2.0 V | 0 | | 30 | |

Cautions 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- . Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- . Do not fetch signals from the oscillator.
- 2. When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched back to the main system clock after the oscillation stabilization time is secured by the program.

Subsystem Clock Oscillator Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

| Resonator | Recommended Circuit | Parameter | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------|-------------------------|--|---|------|--------|------|------|
| Crystal | V _{SS} XT2 XT1 | Oscillation frequency (fxT) | | 32 | 32.768 | 35 | kHz |
| resonator | | Oscillation stabilization | $4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$ | | 1.2 | 2 | S |
| | | time ^{Note} | $1.9~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$ | | | 10 | |
| External | XT2 XT1 | XT1 input frequency (fxT) | | 32 | | 35 | kHz |
| clock | Å | XT1 input high-/low-level width (txтн, txть) | | 14.3 | | 15.6 | μѕ |

Note Time required to stabilize oscillation after applying the supply voltage (VDD).

- Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - · Keep the wiring length as short as possible.
 - . Do not cross the wiring with other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - . Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

Remark For the resonator selection and oscillator constant, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Recommended Oscillator Constant

Main system clock: Ceramic resonator connection ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

(1) μ PD78F4216A, 78F4216AY

| Manufacturer | Part Number | Oscillation Frequency | Recommen Cons | ided Circuit tants | Oscillatio Rar | n Voltage nge | Oscillation Stabilization Time |
|--------------|-----------------|--------------------------|------------------|-----------------------|-------------------|------------------|-----------------------------------|
| | | fxx (MHz) | C1 (pF) | C2 (pF) | MIN. (V) | MAX. (V) | (MAX.) tost (ms) |
| Murata Mfg. | CSTS0200MG06 | 2.0 | On-chip | On-chip | 1.9 | 5.5 | 0.46 |
| Co., Ltd. | CSTCC2.00MG0H6 | 2.0 | On-chip | On-chip | 1.9 | 5.5 | 0.44 |
| | CSTS0400MG06 | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.44 |
| | CSTCC4.00MG0H6 | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.40 |
| | CSTS0600MG03 | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.25 |
| | CSTCC6.00MG | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.25 |
| | CSTS0800MG03 | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.24 |
| | CSTCC8.00MG | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.24 |
| | CST10.0MTW | 10.0 | On-chip | On-chip | 4.5 | 5.5 | 0.30 |
| | CST10.0MTW093 | 10.0 | On-chip | On-chip | 4.5 | 5.5 | 0.30 |
| | CSTCC10.0MG | 10.0 | On-chip | On-chip | 4.5 | 5.5 | 0.25 |
| | CSTCC10.0MG93 | 10.0 | On-chip | On-chip | 4.5 | 5.5 | 0.25 |
| | CST12.5MTW | 12.5 | On-chip | On-chip | 4.5 | 5.5 | 0.30 |
| | CST12.5MTW093 | 12.5 | On-chip | On-chip | 4.5 | 5.5 | 0.30 |
| | CSTCV12.5MTJ0C4 | 12.5 | On-chip | On-chip | 4.5 | 5.5 | 0.25 |
| Kyocera | PBRC4.00HR | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.3 |
| Corporation | PBRC4.00GR | 4.0 | 33 | 33 | 2.7 | 5.5 | 0.3 |
| | KBR-4.0MKC | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.3 |
| | KBR-4.0MSB | 4.0 | 33 | 33 | 2.7 | 5.5 | 0.3 |
| | PBRC8.00HR | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.3 |
| | PBRC8.00GR | 8.0 | 33 | 33 | 4.5 | 5.5 | 0.3 |
| | KBR-8.0MKC | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.3 |
| | KBR-8.0MSB | 8.0 | 33 | 33 | 4.5 | 5.5 | 0.3 |
| | PBRC10.00BR-A | 10.0 | On-chip | On-chip | 4.5 | 5.5 | 0.2 |
| | PBRC12.50BR-A | 12.5 | On-chip | On-chip | 4.5 | 5.5 | 0.2 |
| TDK | FCR4.0MC5 | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.17 |
| | FCR6.0MC5 | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.15 |
| | FCR8.0MC5 | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.15 |

Caution The oscillator constant is a reference value based on evaluation in specific environments by the resonator manufacturer. If the oscillator characteristics need to be optimized in the actual application, request the resonator manufacturer for evaluation on the implementation circuit. Note that the oscillation voltage and oscillation frequency merely indicate the characteristics of the oscillator. Use the internal operation conditions of each product within the specifications of the DC and AC characteristics.

(2) μ PD78F4218A, 78F4218AY

| Manufacturer | Part Number | Oscillation Frequency | | nded Circuit stants | Oscillatio Rai | n Voltage nge | Oscillation Stabilization Time |
|--------------|------------------|--------------------------|---------|------------------------|-------------------|------------------|-----------------------------------|
| | | fxx (MHz) | C1 (pF) | C2 (pF) | MIN. (V) | MAX. (V) | (MAX.) tost (ms) |
| Murata Mfg. | CSTS2.00MG040 | 2.0 | On-chip | On-chip | 1.9 | 5.5 | 0.72 |
| Co., Ltd. | CSTLS2M00G56-B0 | 2.0 | On-chip | On-chip | 1.9 | 5.5 | 0.48 |
| | CSTCC2M00G56-R0 | 2.0 | On-chip | On-chip | 1.9 | 5.5 | 0.50 |
| | CSTLS4M00G56-B0 | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.47 |
| | CSTCR4M00G55-R0 | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.45 |
| | CSTLS6M00G56-B0 | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.48 |
| | CSTCR6M00G55-R0 | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.45 |
| | CSTLS8M00G53-B0 | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.30 |
| | CSTCC8M00G53-R0 | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.28 |
| | CSTLS10M0G53-B0 | 10.0 | On-chip | On-chip | 4.5 | 5.5 | 0.29 |
| | CSTCC10M0G53-R0 | 10.0 | On-chip | On-chip | 4.5 | 5.5 | 0.30 |
| | CSTLA12M5T55-B0 | 12.5 | On-chip | On-chip | 4.5 | 5.5 | 0.33 |
| | CSTCV12M5T54J-R0 | 12.5 | On-chip | On-chip | 4.5 | 5.5 | 0.30 |
| Kyocera | PBRC2.00AR-A | 2.0 | 68 | 68 | 1.9 | 5.5 | 0.4 |
| Corporation | PBRC4.00HR | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.3 |
| | PBRC6.00HR | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.2 |
| | SSR8.00CR-S24 | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.3 |
| | SSR12.50CR-S24 | 12.5 | On-chip | On-chip | 4.5 | 5.5 | 0.3 |
| TDK | FCR4.0MC5 | 4.0 | On-chip | On-chip | 2.7 | 5.5 | 0.30 |
| | FCR6.0MC5 | 6.0 | On-chip | On-chip | 2.7 | 5.5 | 0.22 |
| | FCR8.0MC5 | 8.0 | On-chip | On-chip | 4.5 | 5.5 | 0.3 |
| | FCR10.0MC5 | 10.0 | On-chip | On-chip | 4.5 | 5.5 | 0.20 |

Caution The oscillator constant is a reference value based on evaluation in specific environments by the resonator manufacturer. If the oscillator characteristics need to be optimized in the actual application, request the resonator manufacturer for evaluation on the implementation circuit. Note that the oscillation voltage and oscillation frequency merely indicate the characteristics of the oscillator. Use the internal operation conditions of each product within the specifications of the DC and AC characteristics.

DC Characteristics (TA = -40 to +85°C, VDD = AVDD = 1.9 to 5.5 V, Vss = AVss = 0 V) (1/3)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|----------------------------|------------------|--|--|-----------------------|------|---------------------|------|
| Input voltage, low | V _{IL1} | Note 1 | $2.2 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 0 | | 0.3V _{DD} | V |
| | | | 1.9 V ≤ V _{DD} < 2.2 V | 0 | | 0.2V _{DD} | |
| | V _{IL2} | P00 to P06, P20, P22, P33, P34, | $2.2~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$ | 0 | | 0.2V _{DD} | V |
| | | P70, P72, P100 to P103, RESET | 1.9 V ≤ V _{DD} < 2.2 V | 0 | | 0.15V _{DD} | |
| | V _{IL3} | P90 to P95 | $2.2 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 0 | | 0.3V _{DD} | V |
| | | (N-ch open drain) | 1.9 V ≤ V _{DD} < 2.2 V | 0 | | 0.2V _{DD} | |
| | V _{IL4} | P10 to P17, P130, P131 | $2.2 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 0 | | 0.3V _{DD} | V |
| | | | 1.9 V ≤ V _{DD} < 2.2 V | 0 | | 0.2V _{DD} | |
| | V _{IL5} | X1, X2, XT1, XT2 | $2.2 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 0 | | 0.2V _{DD} | V |
| | | | 1.9 V ≤ V _{DD} < 2.2 V | 0 | | 0.1V _{DD} | |
| | VIL6 | P25, P27 | $2.2 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 0 | | 0.3V _{DD} | V |
| | | | 1.9 V ≤ V _{DD} < 2.2 V | 0 | | 0.2V _{DD} | |
| Input voltage, high | V _{IH1} | Note 1 | $2.2 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 0.7V _{DD} | | V _{DD} | V |
| | | | 1.9 V ≤ V _{DD} < 2.2 V | 0.8V _{DD} | | V _{DD} | |
| | V _{IH2} | P00 to P06, P20, P22, P33, P34, | $2.2 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 0.8V _{DD} | | V _{DD} | V |
| | | P70, P72, P100 to P103, RESET | 1.9 V ≤ V _{DD} < 2.2 V | 0.85V _{DD} | | V _{DD} | |
| | V _{IH3} | P90 to P95 | $2.2~V \leq V_{\text{DD}} \leq 5.5~V$ | 0.7V _{DD} | | 12 | V |
| | | (N-ch open drain) | 1.9 V ≤ V _{DD} < 2.2 V | 0.8V _{DD} | | V _{DD} | |
| | V _{IH4} | P10 to P17, P130, P131 | $2.2~V \leq V_{\text{DD}} \leq 5.5~V$ | 0.7V _{DD} | | V _{DD} | V |
| | | | 1.9 V ≤ V _{DD} < 2.2 V | 0.8V _{DD} | | V _{DD} | |
| | V _{IH5} | X1, X2, XT1, XT2 | $2.2~V \leq V_{\text{DD}} \leq 5.5~V$ | 0.8V _{DD} | | V _{DD} | V |
| | | | 1.9 V ≤ V _{DD} < 2.2 V | 0.85VDD | | V _{DD} | |
| | V _{IH6} | P25, P27 | $2.2~V \leq V_{\text{DD}} \leq 5.5~V$ | 0.7V _{DD} | | V _{DD} | V |
| | | | 1.9 V ≤ V _{DD} < 2.2 V | 0.8V _{DD} | | V _{DD} | |
| Output voltage, low | V _{OL1} | For pins other than P40 to P47, P50 to P57, P90 to P95, loL = 1.6 mANote 2 | 4.5 V ≤ V _{DD} ≤ 5.5 V | | | 0.4 | V |
| | | P40 to P47, P50 to P57 lo _L = 8 mA ^{Note 2} | $4.5~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$ | | | 1.0 | V |
| | | P90 to P95 lo _L = 15 mA ^{Note 2} | $4.5~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$ | | 0.8 | 2.0 | ٧ |
| | V _{OL2} | IoL = 400 μA ^{Note 2} | | | | 0.5 | V |
| Output voltage, high | V _{OH1} | IOH = -1 mANote 2 | $4.5~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$ | V _{DD} - 1.0 | | | V |
| | | Іон = −100 μА ^{Note 2} | 1.9 V ≤ V _{DD} ≤ 5.5 V | V _{DD} - 0.5 | | | V |
| Input leakage current, low | ILIL1 | V1 = 0 V | Except X1, X2, XT1, XT2 | | | -3 | μΑ |
| | ILIL2 | | X1, X2, XT1, XT2 | | | -20 | μΑ |

Notes 1. P21, P23, P24, P26, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P60 to P67, P71, P120 to P127

2. Per pin

DC Characteristics (TA = -40 to +85°C, VDD = AVDD = 1.9 to 5.5 V, Vss = AVss = 0 V) (2/3)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|------------------------------|--------|--|----------------------------|------|------|------|------|
| Input leakage current, high | Ішн1 | $V_{I} = V_{DD}$ | Except X1, X2, XT1, XT2 | | | 3 | μΑ |
| | ILIH2 | | X1, X2, XT1, XT2 | | | 20 | μΑ |
| | Ішнз | V _I = 12 V (N-ch open drain) | P90 to P95 | | | 20 | μΑ |
| Output leakage current, low | ILOL1 | Vo = 0 V | | | | -3 | μΑ |
| Output leakage current, high | Ісонт | Vo = VDD | | | | 3 | μΑ |

(1) μ PD78F4216A, 78F4216AY

| Parameter | Symbol | | Conditions | MIN. | TYP. | MAX. | Unit |
|------------------------|------------------|----------------------|---|------|------|------|------|
| Supply current | I _{DD1} | Operation | fxx = 12.5 MHz, V _{DD} = 5.0 V ±10% | | 17 | 40 | mA |
| | | mode | fxx = 6 MHz, VDD = 3.0 V ±10% | | 5 | 17 | mA |
| | | | fxx = 2 MHz, V _{DD} = 2.0 V ±5% | | 2 | 10 | mA |
| | I _{DD2} | HALT mode | fxx = 12.5 MHz, V _{DD} = 5.0 V ±10% | | 6 | 20 | mA |
| | | | fxx = 6 MHz, V _{DD} = 3.0 V ±10% | | 2 | 10 | mA |
| | | | fxx = 2 MHz, V _{DD} = 2.0 V ±5% | | 0.4 | 7 | mA |
| | I _{DD3} | IDLE mode | fxx = 12.5 MHz, V _{DD} = 5.0 V ±10% | | 1 | 3 | mA |
| | | | fxx = 6 MHz, V _{DD} = 3.0 V ±10% | | 0.5 | 1.3 | mA |
| | | | fxx = 2 MHz, V _{DD} = 2.0 V ±5% | | 0.3 | 0.9 | mA |
| | I _{DD4} | Operation | fxx = 32 kHz, V _{DD} = 5.0 V ±10% | | 130 | 500 | μΑ |
| | | mode ^{Note} | fxx = 32 kHz, V _{DD} = 3.0 V ±10% | | 90 | 350 | μΑ |
| | | | $f_{XX} = 32 \text{ kHz}, 2.0 \text{ V} \le V_{DD} \le 2.7 \text{ V}$ | | 80 | 300 | μΑ |
| | | | $f_{XX} = 32 \text{ kHz}, 1.9 \text{ V} \le V_{DD} < 2.0 \text{ V}$ | | 70 | 250 | μΑ |
| | I _{DD5} | HALT | fxx = 32 kHz, V _{DD} = 5.0 V ±10% | | 60 | 200 | μΑ |
| | | mode ^{Note} | fxx = 32 kHz, V _{DD} = 3.0 V ±10% | | 20 | 160 | μΑ |
| | | | $f_{XX} = 32 \text{ kHz}, 2.0 \text{ V} \le V_{DD} \le 2.7 \text{ V}$ | | 15 | 120 | μΑ |
| | | | $f_{XX} = 32 \text{ kHz}, 1.9 \text{ V} \le V_{DD} < 2.0 \text{ V}$ | | 10 | 100 | μΑ |
| | I _{DD6} | IDLE | fxx = 32 kHz, V _{DD} = 5.0 V ±10% | | 50 | 190 | μΑ |
| | | mode ^{Note} | fxx = 32 kHz, V _{DD} = 3.0 V ±10% | | 15 | 150 | μΑ |
| | | | fxx = 32 kHz, 2.0 V ≤ V _{DD} ≤ 2.7 V | | 12 | 110 | μΑ |
| | | | $f_{XX} = 32 \text{ kHz}, 1.9 \text{ V} \le V_{DD} < 2.0 \text{ V}$ | | 7 | 90 | μΑ |
| Data retention voltage | VDDDR | HALT, IDLE m | odes | 1.9 | | 5.5 | V |
| Data retention current | Idddr | STOP mode | V _{DD} = 2.0 V ±5% | | 2 | 10 | μΑ |
| | | | V _{DD} = 5.0 V ±10% | | 10 | 50 | μΑ |
| Pull-up resistor | RL | Vı = 0 V | | 10 | 30 | 100 | kΩ |

Note When the main system clock is stopped and subsystem clock is operating.

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (TA = -40 to +85°C, VDD = AVDD = 1.9 to 5.5 V, Vss = AVss = 0 V) (3/3)

(2) μ PD78F4218A, 78F4218AY

| Parameter | Symbol | | Conditions | MIN. | TYP. | MAX. | Unit |
|------------------------|------------------|----------------------|---|------|------|------|------|
| Supply current | I _{DD1} | Operation | fxx = 12.5 MHz, V _{DD} = 5.0 V ±10% | | 19 | 40 | mA |
| | | mode | fxx = 6 MHz, VDD = 3.0 V ±10% | | 6 | 17 | mA |
| | | | fxx = 3 MHz, VDD = 2.0 V ±5% | | 2 | 10 | mA |
| | I _{DD2} | HALT mode | $fxx = 12.5 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$ | | 7 | 20 | mA |
| | | | $fxx = 6 \text{ MHz}, V_{DD} = 3.0 \text{ V} \pm 10\%$ | | 2 | 10 | mA |
| | | | $fxx = 3 \text{ MHz}, V_{DD} = 2.0 \text{ V} \pm 5\%$ | | 0.5 | 7 | mA |
| | IDD3 | IDLE mode | $fxx = 12.5 \text{ MHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$ | | 1 | 3 | mA |
| | | | $fxx = 6 \text{ MHz}, V_{DD} = 3.0 \text{ V} \pm 10\%$ | | 0.5 | 1.3 | mA |
| | | | $fxx = 3 \text{ MHz}, V_{DD} = 2.0 \text{ V} \pm 5\%$ | | 0.3 | 0.9 | mA |
| | I _{DD4} | Operation | $fxx = 32 \text{ kHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$ | | 140 | 500 | μΑ |
| | | mode ^{Note} | $fxx = 32 \text{ kHz}, V_{DD} = 3.0 \text{ V} \pm 10\%$ | | 100 | 350 | μΑ |
| | | | $fxx = 32 \text{ kHz}, 2.0 \text{ V} \le V_{DD} \le 2.7 \text{ V}$ | | 90 | 300 | μΑ |
| | | | $fxx = 32 \text{ kHz}, 1.9 \text{ V} \le V_{DD} < 2.0 \text{ V}$ | | 80 | 250 | μΑ |
| | I _{DD5} | HALT | $fxx = 32 \text{ kHz}, V_{DD} = 5.0 \text{ V} \pm 10\%$ | | 60 | 200 | μΑ |
| | | mode ^{Note} | $fxx = 32 \text{ kHz}, V_{DD} = 3.0 \text{ V} \pm 10\%$ | | 20 | 160 | μΑ |
| | | | $fxx = 32 \text{ kHz}, 2.0 \text{ V} \le V_{DD} \le 2.7 \text{ V}$ | | 15 | 120 | μΑ |
| | | | $fxx = 32 \text{ kHz}, 1.9 \text{ V} \le V_{DD} < 2.0 \text{ V}$ | | 10 | 100 | μΑ |
| | IDD6 | IDLE | fxx = 32 kHz, V _{DD} = 5.0 V ±10% | | 50 | 190 | μΑ |
| | | mode ^{Note} | $fxx = 32 \text{ kHz}, V_{DD} = 3.0 \text{ V} \pm 10\%$ | | 15 | 150 | μΑ |
| | | | $fxx = 32 \text{ kHz}, 2.0 \text{ V} \le V_{DD} \le 2.7 \text{ V}$ | | 12 | 110 | μΑ |
| | | | $f_{XX} = 32 \text{ kHz}, 1.9 \text{ V} \le V_{DD} < 2.0 \text{ V}$ | | 7 | 90 | μΑ |
| Data retention voltage | VDDDR | HALT, IDLE m | nodes | 1.9 | | 5.5 | V |
| Data retention current | IDDDR | STOP mode | V _{DD} = 2.0 V ±5% | | 2 | 10 | μΑ |
| | | | V _{DD} = 5.0 V ±10% | | 10 | 50 | μΑ |
| Pull-up resistor | R∟ | V1 = 0 V | | 10 | 30 | 100 | kΩ |

Note When the main system clock is stopped and subsystem clock is operating.

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

AC Characteristics (T A = -40 to +85°C, VDD = AVDD = 1.9 to 5.5 V, Vss = AVss = 0 V)

(1) Read/write operation (1/3)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|----------------|--|-------------------|------|-----------------------|------|
| Cycle time | t cyk | $4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 80 | | | ns |
| | | $2.7 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$ | 160 | | | ns |
| | | $2.0 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$ | 320 | | | ns |
| | | 1.9 V ≤ V _{DD} < 2.0 V | 500 | | | ns |
| Address setup time | t sast | V _{DD} = 5.0 V ±10% | (0.5 + a) T – 20 | | | ns |
| (to ASTB↓) | | V _{DD} = 3.0 V ±10% | (0.5 + a) T - 40 | | | ns |
| | | V _{DD} = 2.0 V ±5% | (0.5 + a) T - 80 | | | ns |
| Address hold time | t HSTLA | V _{DD} = 5.0 V ±10% | 0.5T – 19 | | | ns |
| (from ASTB↓) | | V _{DD} = 3.0 V ±10% | 0.5T – 24 | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0.5T – 34 | | | ns |
| ASTB high-level width | twsтн | V _{DD} = 5.0 V ±10% | (0.5 + a) T – 17 | | | ns |
| | | V _{DD} = 3.0 V ±10% | (0.5 + a) T – 40 | | | ns |
| | | V _{DD} = 2.0 V ±5% | (0.5 + a) T - 110 | | | ns |
| Address hold time | thra | VDD = 5.0 V ±10% | 0.5T – 14 | | | ns |
| $(\text{from }\overline{\text{RD}}\!\!\uparrow)$ | | V _{DD} = 3.0 V ±10% | 0.5T – 14 | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0.5T – 14 | | | ns |
| Delay time from address to | t dar | V _{DD} = 5.0 V ±10% | (1 + a) T – 24 | | | ns |
| RD↓ | | V _{DD} = 3.0 V ±10% | (1 + a) T – 35 | | | ns |
| | | V _{DD} = 2.0 V ±5% | (1 + a) T – 80 | | | ns |
| Address float time | t far | V _{DD} = 5.0 V ±10% | | | 0 | ns |
| $(\text{from }\overline{\text{RD}}{\downarrow})$ | | V _{DD} = 3.0 V ±10% | | | 0 | ns |
| | | V _{DD} = 2.0 V ±5% | | | 0 | ns |
| Data input time from | t DAID | V _{DD} = 5.0 V ±10% | | | (2.5 + a + n) T - 37 | ns |
| address | | V _{DD} = 3.0 V ±10% | | | (2.5 + a + n) T - 52 | ns |
| | | V _{DD} = 2.0 V ±5% | | | (2.5 + a + n) T - 120 | ns |
| Data input time from ASTB↓ | tostid | V _{DD} = 5.0 V ±10% | | | (2 + n) T - 35 | ns |
| | | V _{DD} = 3.0 V ±10% | | | (2 + n) T - 50 | ns |
| | | V _{DD} = 2.0 V ±5% | | | (2 + n) T – 80 | ns |
| Data input time from RD↓ | torio | V _{DD} = 5.0 V ±10% | | | (1.5 + n) T – 40 | ns |
| | | V _{DD} = 3.0 V ±10% | | | (1.5 + n) T – 50 | ns |
| | | V _{DD} = 2.0 V ±5% | | | (1.5 + n) T – 90 | ns |
| Delay time from ASTB↓ to | tostr | V _{DD} = 5.0 V ±10% | 0.5T – 9 | | | ns |
| RD↓ | | V _{DD} = 3.0 V ±10% | 0.5T – 9 | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0.5T – 20 | | | ns |
| Data hold time (from RD↑) | thrid | V _{DD} = 5.0 V ±10% | 0 | | | ns |
| , , | | V _{DD} = 3.0 V ±10% | 0 | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0 | | | ns |

Remark T: tcyk = 1/fxx (fxx: Main system clock frequency)

a: 1 (during address wait), otherwise, 0

(1) Read/write operation (2/3)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|---------------|------------------------------|------------------|------|------------|------|
| Address active time from | tdra | V _{DD} = 5.0 V ±10% | 0.5T – 2 | | | ns |
| RD↑ | | V _{DD} = 3.0 V ±10% | 0.5T – 12 | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0.5T – 35 | | | ns |
| Delay time from RD↑ | t DRST | V _{DD} = 5.0 V ±10% | 0.5T – 9 | | | ns |
| to ASTB↑ | | V _{DD} = 3.0 V ±10% | 0.5T – 9 | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0.5T – 40 | | | ns |
| RD low-level width | twrL | V _{DD} = 5.0 V ±10% | (1.5 + n) T – 25 | | | ns |
| | | V _{DD} = 3.0 V ±10% | (1.5 + n) T - 30 | | | ns |
| | | V _{DD} = 2.0 V ±5% | (1.5 + n) T – 25 | | | ns |
| Address active time | towa | V _{DD} = 5.0 V ±10% | 0.5T – 2 | | | ns |
| from WR↑ | | V _{DD} = 3.0 V ±10% | 0.5T – 12 | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0.5T - 35 | | | ns |
| Delay time from | tdaw | V _{DD} = 5.0 V ±10% | (1 + a) T – 24 | | | ns |
| address to WR↓ | | V _{DD} = 3.0 V ±10% | (1 + a) T – 34 | | | ns |
| | | V _{DD} = 2.0 V ±5% | (1 + a) T – 70 | | | ns |
| Address hold time | thwa | V _{DD} = 5.0 V ±10% | 0.5T – 14 | | | ns |
| (from $\overline{WR} \uparrow$) | | V _{DD} = 3.0 V ±10% | 0.5T – 14 | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0.5T – 14 | | | ns |
| Delay time from | tostod | V _{DD} = 5.0 V ±10% | | | 0.5T + 15 | ns |
| ASTB↓ to data output | | V _{DD} = 3.0 V ±10% | | | 0.5T + 30 | ns |
| | | V _{DD} = 2.0 V ±5% | | | 0.5T + 240 | ns |
| Delay time from $\overline{WR} \downarrow$ | towod | V _{DD} = 5.0 V ±10% | | | 0.5T - 30 | ns |
| to data output | | V _{DD} = 3.0 V ±10% | | | 0.5T - 30 | ns |
| | | V _{DD} = 2.0 V ±5% | | | 0.5T - 30 | ns |
| Delay time from ASTB↓ | tostw | V _{DD} = 5.0 V ±10% | 0.5T – 9 | | | ns |
| to WR ↓ | | V _{DD} = 3.0 V ±10% | 0.5T – 9 | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0.5T - 20 | | | ns |
| Data setup time (to WR↑) | tsodwr | V _{DD} = 5.0 V ±10% | (1.5 + n) T – 20 | | | ns |
| | | V _{DD} = 3.0 V ±10% | (1.5 + n) T – 25 | | | ns |
| | | V _{DD} = 2.0 V ±5% | (1.5 + n) T – 70 | | | ns |
| Data hold time (from WR↑) | thwod | V _{DD} = 5.0 V ±10% | 0.5T – 14 | | | ns |
| | | V _{DD} = 3.0 V ±10% | 0.5T – 14 | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0.5T - 50 | | | ns |
| Delay time from WR↑ | towst | V _{DD} = 5.0 V ±10% | 0.5T – 9 | | | ns |
| to ASTB↑ | | V _{DD} = 3.0 V ±10% | 0.5T – 9 | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0.5T - 30 | | | ns |
| WR low-level width | twwL | V _{DD} = 5.0 V ±10% | (1.5 + n) T – 25 | | | ns |
| | | V _{DD} = 3.0 V ±10% | (1.5 + n) T - 30 | | | ns |
| | | V _{DD} = 2.0 V ±5% | (1.5 + n) T - 30 | | | ns |

Remark T: tcyk = 1/fxx (fxx: Main system clock frequency)

a: 1 (during address wait), otherwise, 0

(1) Read/write operation (3/3)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------|----------------|------------------------------|-----------|------|------|------|
| Delay time from address | tadexd | V _{DD} = 5.0 V ±10% | 0 | | | ns |
| to EXA↓ | | V _{DD} = 3.0 V ±10% | 0 | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0 | | | ns |
| Delay time from EXA↓ to | t extah | V _{DD} = 5.0 V ±10% | 0.5T – 20 | | | ns |
| ASTB↓ | | V _{DD} = 3.0 V ±10% | 0.5T – 30 | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0.5T – 40 | | | ns |
| Delay time from RD↑ to | texrds | V _{DD} = 5.0 V ±10% | 0 | | | ns |
| EXA↑ | | V _{DD} = 3.0 V ±10% | 0 | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0 | | | ns |
| Delay time from WR↑ to | texwos | V _{DD} = 5.0 V ±10% | T | | | ns |
| EXA↑ | | V _{DD} = 3.0 V ±10% | Т | | | ns |
| | | V _{DD} = 2.0 V ±5% | Т | | | ns |
| Delay time from EXA↑ to | texadr | V _{DD} = 5.0 V ±10% | 0.5T | | | ns |
| ASTB↑ | | V _{DD} = 3.0 V ±10% | 0.5T | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0.5T | | | ns |

Remark T: tcyk = 1/fxx (fxx: Main system clock frequency)

(2) External wait timing (1/2)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|----------------|----------------------------------|------------------|------|------------------|------|
| Input time from address to | t dawt | V _{DD} = 5.0 V ±10% | | | (2 + a) T - 40 | ns |
| WAIT↓ | | V _{DD} = 3.0 V ±10% | | | (2 + a) T - 60 | ns |
| | | V _{DD} = 2.0 V ±5% | | | (2 + a) T – 300 | ns |
| Input time from ASTB↓ to | tostwt | V _{DD} = 5.0 V ±10% | | | 1.5T – 40 | ns |
| WAIT↓ | | V _{DD} = 3.0 V ±10% | | | 1.5T - 60 | ns |
| | | V _{DD} = 2.0 V ±5% | | | 1.5T – 260 | ns |
| Hold time from ASTB↓ to | thstwt | V _{DD} = 5.0 V ±10% | (0.5 + n) T + 5 | | | ns |
| WAIT | | V _{DD} = 3.0 V ±10% | (0.5 + n) T + 10 | | | ns |
| | | V _{DD} = 2.0 V ±5% | (0.5 + n) T + 30 | | | ns |
| Delay time from ASTB↓ to | tostwth | V _{DD} = 5.0 V ±10% | | | (1.5 + n) T - 40 | ns |
| WAIT↑ | | V _{DD} = 3.0 V ±10% | | | (1.5 + n) T - 60 | ns |
| | | V _{DD} = 2.0 V ±5% | | | (1.5 + n) T - 90 | ns |
| Input time from RD↓ to | tdrwtl. | V _{DD} = 5.0 V ±10% | | | T – 40 | ns |
| WAIT↓ | | V _{DD} = 3.0 V ±10% | | | T - 60 | ns |
| | | V _{DD} = 2.0 V ±5% | | | T – 70 | ns |
| Hold time from \overline{RD} ↓ to | t HRWT | V _{DD} = 5.0 V ±10% | nT + 5 | | | ns |
| WAIT | | V _{DD} = 3.0 V ±10% | nT + 10 | | | ns |
| | | V _{DD} = 2.0 V ±5% | nT + 30 | | | ns |
| Delay time from RD↓ to | t DRWTH | V _{DD} = 5.0 V ±10% | | | (1 + n) T - 40 | ns |
| WAIT↑ | | V _{DD} = 3.0 V ±10% | | | (1 + n) T - 60 | ns |
| | | $V_{DD} = 2.0 \text{ V} \pm 5\%$ | | | (1 + n) T - 90 | ns |
| Data input time from WAIT↑ | t DWTID | V _{DD} = 5.0 V ±10% | | | 0.5T – 5 | ns |
| | | V _{DD} = 3.0 V ±10% | | | 0.5T - 10 | ns |
| | | $V_{DD} = 2.0 \text{ V} \pm 5\%$ | | | 0.5T - 30 | ns |
| Delay time from WAIT↑ to | t DWTR | V _{DD} = 5.0 V ±10% | 0.5T | | | ns |
| RD↑ | | V _{DD} = 3.0 V ±10% | 0.5T | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0.5T + 5 | | | ns |
| Delay time from WAIT↑ to | t DWTW | V _{DD} = 5.0 V ±10% | 0.5T | | | ns |
| WR↑ | | V _{DD} = 3.0 V ±10% | 0.5T | | | ns |
| | | V _{DD} = 2.0 V ±5% | 0.5T + 5 | | | ns |
| Input time from WR↓ to | t DWWTL | V _{DD} = 5.0 V ±10% | | | T – 40 | ns |
| WAIT↓ | | V _{DD} = 3.0 V ±10% | | | T – 60 | ns |
| | | V _{DD} = 2.0 V ±5% | | | T – 90 | ns |

Remark T: tcyk = 1/fxx (fxx: Main system clock frequency)

a: 1 (during address wait), otherwise, 0

(2) External wait timing (2/2)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|------------------------------|--------|------------------------------|---------|------|----------------|------|
| Hold time from WR↓ to WAIT | tнwwт | V _{DD} = 5.0 V ±10% | nT + 5 | | | ns |
| | | V _{DD} = 3.0 V ±10% | nT + 10 | | | ns |
| | | V _{DD} = 2.0 V ±5% | nT + 30 | | | ns |
| Delay time from WR↓ to WAIT↑ | tоwwтн | V _{DD} = 5.0 V ±10% | | | (1 + n) T - 40 | ns |
| | | V _{DD} = 3.0 V ±10% | | | (1 + n) T - 60 | ns |
| | | V _{DD} = 2.0 V ±5% | | | (1 + n) T – 90 | ns |

Remark T: tcyk = 1/fxx (fxx: Main system clock frequency)

(3) Serial operation (TA = -40 to +85°C, VDD = AVDD = 1.9 to 5.5 V, Vss = AVss = 0 V) (1/2)

(a) 3-wire serial I/O mode (SCK: Internal clock output)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--------------------------------------|-------------------|---------------------------------|--------------|------|------|------|
| SCK cycle time | tkcY1 | 4.5 V ≤ V _{DD} ≤ 5.5 V | 640 | | | ns |
| | | 2.7 V ≤ V _{DD} < 4.5 V | 1,280 | | | ns |
| | | 2.0 V ≤ V _{DD} < 2.7 V | 2,560 | | | ns |
| | | 1.9 V ≤ V _{DD} < 2.0 V | 4,000 | | | ns |
| SCK high-/low-level | t кн1, | 4.5 V ≤ V _{DD} ≤ 5.5 V | 270 | | | ns |
| width | t _{KL1} | 2.7 V ≤ V _{DD} < 4.5 V | 590 | | | ns |
| | | 2.0 V ≤ V _{DD} < 2.7 V | 1,180 | | | ns |
| | | 1.9 V ≤ V _{DD} < 2.0 V | 1,900 | | | ns |
| SI setup time (to SCK↑) | t sıkı | 2.7 V ≤ V _{DD} ≤ 5.5 V | 10 | | | ns |
| | | 1.9 V ≤ V _{DD} < 2.7 V | 30 | | | ns |
| SI hold time (from SCK↑) | thik1 | | 40 | | | ns |
| Delay time from SCK↓ to SO output | tDSO1 | | | | 30 | ns |
| Hold time from SCK↑ to SO output | t _{HSO1} | | tксү1/2 — 50 | | | ns |

(b) 3-wire serial I/O mode (SCK: External clock input)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--------------------------------------|--------------|---|--------------|------|------|------|
| SCK cycle time | tkcy2 | $4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$ | 640 | | | ns |
| | | 2.7 V ≤ V _{DD} < 4.5 V | 1,280 | | | ns |
| | | $2.0 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$ | 2,560 | | | ns |
| | | 1.9 V ≤ V _{DD} < 2.0 V | 4,000 | | | ns |
| SCK high-/low-level | tĸн2, | $4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$ | 320 | | | ns |
| width | t KL2 | $2.7 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$ | 640 | | | ns |
| | | 2.0 V ≤ V _{DD} < 2.7 V | 1,280 | | | ns |
| | | 1.9 V ≤ V _{DD} < 2.0 V | 2,000 | | | ns |
| SI setup time (to SCK↑) | tsık2 | $2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$ | 10 | | | ns |
| | | 1.9 V ≤ V _{DD} < 2.7 V | 30 | | | ns |
| SI hold time (from SCK↑) | thik2 | | 40 | | | ns |
| Delay time from SCK↓ to SO output | tDSO2 | | | | 30 | ns |
| Hold time from SCK↑ to SO output | tHSO2 | | tkcy2/2 - 50 | | | ns |

(c) UART mode

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------|---------------|--|-------|------|------|------|
| ASCK cycle time | tксүз | $4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 417 | | | ns |
| | | $2.7 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$ | 833 | | | ns |
| | | 1.9 V ≤ V _{DD} < 2.7 V | 1,667 | | | ns |
| ASCK high-/low-level | t кнз, | $4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 208 | | | ns |
| width | tкLз | $2.7 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$ | 416 | | | ns |
| | | 1.9 V ≤ V _{DD} < 2.7 V | 833 | | | ns |

(3) Serial operation ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = AV_{DD} = 1.9 \text{ to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$) (2/2)

(d) I²C bus mode

| F | arameter | Symbol | Standa | rd Mode | High-Spe | High-Speed Mode | | |
|----------------------------|-----------------------------------|-------------------|---------------------|---------|------------------------------|-------------------|-----|--|
| | | | MIN. | MAX. | MIN. | MAX. | | |
| SCL0 cloc | k frequency | fclk | 0 | 100 | 0 | 400 | kHz | |
| Bus free ti and start o | me (between stop | t BUF | 4.7 | - | 1.3 | - | μs | |
| Hold time ^N | lote 1 | thd:sta | 4.0 | - | 0.6 | - | μs | |
| Low-level | width of SCL0 | tLOW | 4.7 | _ | 1.3 | - | μs | |
| High-level clock | width of SCL0 | t HIGH | 4.0 | _ | 0.6 | - | μs | |
| Setup time conditions | of start/restart | tsu:sta | 4.7 | _ | 0.6 | - | μs | |
| Data hold time | When using CBUS-compatible master | thd : dat | 5.0 | - | - | - | μs | |
| | When using I ² C bus | | _O Note 2 | _ | ONote 2 | 0.9 Note 3 | μs | |
| Data setup | time | tsu : DAT | 250 | - | 100 ^{Note 4} | _ | ns | |
| Rising time SCL0 sign | e of SDA0 and als | tв | - | 1,000 | 20 + 0.1Cb ^{Note 5} | 300 | ns | |
| Falling tim SCL0 sign | e of SDA0 and als | tF | - | 300 | 20 + 0.1Cb ^{Note 5} | 300 | ns | |
| Setup time | of stop condition | t su : sto | 4.0 | _ | 0.6 | - | μs | |
| Pulse widt restricted l | h of spike by input filter | tsp | - | _ | 0 | 50 | ns | |
| Load capa bus line | citance of each | Cb | - | 400 | - | 400 | pF | |

- **Notes 1.** For the start condition, the first clock pulse is generated after the hold time.
 - 2. To fill the undefined area of the SCL0 falling edge, it is necessary for the device to provide an internal SDA0 signal (on V_{IHmin.}) with at least 300 ns of hold time.
 - 3. If the device does not extend the SCL0 signal low-level hold time (tLow), only the maximum data hold time thd: DAT needs to be satisfied.
 - **4.** The high-speed mode I²C bus can be used in a standard mode I²C bus system. In this case, the conditions described below must be satisfied.
 - If the device does not extend the SCL0 signal low-level hold time $t_{SU\,:\,DAT} \geq 250~ns$
 - If the device extends the SCL0 signal low-level hold time
 Be sure to transmit the data bit to the SDA0 line before the SCL0 line is released
 (trmax. + tsu: DAT = 1,000 + 250 = 1,250 ns by standard mode I²C bus specification)
 - 5. Cb: Total capacitance per bus line (unit: pF)

(4) Clock output operation (TA = -40 to $+85^{\circ}$ C, VDD = AVDD = 1.9 to 5.5 V, Vss = AVss = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------------------|---------------------------------|--|------|------|--------|------|
| PCL cycle time | tcycL | 4.5 V ≤ V _{DD} ≤ 5.5 V, nT | 80 | | 31,250 | ns |
| PCL high-/low-level width | tcll, tclн | 4.5 V ≤ V _{DD} ≤ 5.5 V, 0.5T – 10 | 30 | | 15,615 | ns |
| PCL rise/fall time | tclr, | 4.5 V ≤ V _{DD} ≤ 5.5 V | | | 5 | ns |
| tclf | 2.7 V ≤ V _{DD} < 4.5 V | | | 10 | ns | |
| | | 1.9 V ≤ V _{DD} < 2.7 V | | | 20 | ns |

Remark T: tcyk = 1/fxx (fxx: Main system clock frequency)

n: Divided frequency ratio set by software in the CPU

When using the main system clock: n = 1, 2, 4, 8, 16, 32, 64, 128
When using the subsystem clock: n = 1

(5) Other operations (TA = -40 to $+85^{\circ}$ C, VDD = AVDD = 1.9 to 5.5 V, Vss = AVss = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------------------|-----------------|----------------|------|------|------|------|
| NMI high-/low-level width | twnil, | | 10 | | | μs |
| INTP input high-/low-level width | twiть, twiтн | INTP0 to INTP6 | 100 | | | ns |
| RESET high-/low-level width | twrst, | | 10 | | | μs |

A/D Converter Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = AV_{DD} = 1.9 \text{ to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|------------------------------------|--------------------|---|--------|------|--------------------|------|
| Resolution | | | 8 | 8 | 8 | bit |
| Overall error Notes 1, 2 | | 2.7 V ≤ V _{DD} ≤ 5.5 V, 2.2 V ≤ AV _{REF0} ≤ V _{DD} , AV _{DD} = V _{DD} | | | ±1.2 | %FSR |
| | | 1.9 V ≤ VDD < 2.7 V, 1.9 V ≤ AVREF0 ≤ VDD, AVDD = VDD | | | ±1.6 | %FSR |
| Conversion time | tconv | | 14 | | 144 | μs |
| Sampling time | tsamp | | 24/fxx | | | μs |
| Analog input voltage | VIAN | | AVss | | AV _{REF0} | V |
| Reference voltage | AV _{REF0} | | 1.9 | | AVDD | V |
| Resistance between AVREFO and AVSS | Ravref0 | When not A/D converting | | 40 | | kΩ |

- Notes 1. Quantization error (±1/2 LSB) is not included.
 - 2. Overall error is indicated as a ratio to the full-scale value (%FSR).

Remark fxx: Main system clock frequency

D/A Converter Characteristics (TA = -40 to +85°C, VDD = AVDD = 1.9 to 5.5 V, Vss = AVss = 0 V)

| Parameter | Symbol | (| Conditions | MIN. | TYP. | MAX. | Unit |
|--------------------------|--------------------|--|---|------|------|-----------------|------|
| Resolution | | | | 8 | 8 | 8 | bit |
| Overall error Notes 1, 2 | | · · | R = 10 M Ω , 2.0 V \leq AV _{REF1} \leq V _{DD} , 2.0 V \leq V _{DD} \leq 5.5 V, AV _{DD} = V _{DD} | | | ±0.6 | %FSR |
| | | $R = 10 \text{ M}\Omega, 1.9 \text{ V} \le \text{AV}$ $1.9 \text{ V} \le \text{V}_{DD} \le 2.0 \text{ V}, \text{ AV}$ | · | | | ±1.2 | %FSR |
| Settling time | | Load conditions: | 4.5 V ≤ AV _{REF1} ≤ 5.5 V | | | 10 | μs |
| | | C = 30 pF | 2.7 V ≤ AV _{REF1} < 4.5 V | | | 15 | μs |
| | | | 1.9 V ≤ AVREF1 < 2.7 V | | | 20 | μs |
| Output resistance | Ro | DACS0, 1 = 55H | | | 8 | | kΩ |
| Reference voltage | AV _{REF1} | | | 1.9 | | V _{DD} | V |
| AVREF1 current | AIREF1 | For only 1 channel | For only 1 channel | | | 2.5 | mA |

Notes 1. Quantization error (±1/2 LSB) is not included.

2. Overall error is indicated as a ratio to the full-scale value (%FSR).

Flash Memory Programming Characteristics

 $(TA = 10 \text{ to } 40^{\circ}\text{C}, V_{DD} = AV_{DD} = 1.9 \text{ to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, V_{PP} = 9.7 \text{ to } 10.3 \text{ V})$

(1) Basic characteristics

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|------------------------------|------------------|---------------------------------|--------------------|------|--------------------|-------|
| Operating frequency | fxx | 4.5 V ≤ V _{DD} ≤ 5.5 V | 2 | | 12.5 | MHz |
| | | 2.7 V ≤ V _{DD} < 4.5 V | 2 | | 6.25 | MHz |
| | | 2.0 V ≤ V _{DD} < 2.7 V | 2 | | 3.125 | MHz |
| | | 1.9 V ≤ V _{DD} < 2.0 V | 2 | 2 | 2 | MHz |
| Oscillation | fx | 4.5 V ≤ V _{DD} ≤ 5.5 V | 4 | | 25 | MHz |
| frequency ^{Note 1} | | 2.7 V ≤ V _{DD} < 4.5 V | 4 | | 12.5 | MHz |
| | | 2.0 V ≤ V _{DD} < 2.7 V | 4 | | 6.25 | MHz |
| | | 1.9 V ≤ V _{DD} < 2.0 V | 4 | 4 | 4 | MHz |
| Supply voltageNote 2 | V _{DD} | | 1.9 | | 5.5 | V |
| | V _{PPL} | When detecting VPP low level | 0 | | 0.2V _{DD} | V |
| • | V _{PP} | When detecting VPP high level | 0.9V _{DD} | | 1.1VDD | V |
| | V _{PPH} | When detecting VPP high voltage | 9.7 | 10 | 10.3 | V |
| Write time | Cwrt | | 20Note 3 | | | times |
| Operating temperature Note 4 | Та | | -40 | | 85 | °C |
| Storage temperature Note 5 | T _{stg} | | -65 | | 125 | °C |
| Programming temperature | T _{PRG} | | 10 | | 40 | °C |

Notes 1. When rewriting without using handshake mode

2. μ PD78F4216A, 78F4216AY rank K: 2.7 V \leq VDD \leq 5.5 V, VPP = 10.3 \pm 0.3 V

rank E: 2.7 V
$$\leq$$
 VDD \leq 5.5 V, VPP = 10.0 \pm 0.3 V

- 3. Operation cannot be guaranteed when the number of rewrites exceeds 20. In the case of K rank of the μ PD78F4216A and 78F4216AY, operation cannot be guaranteed when the number of rewrites exceeds 5.
- **4.** μ PD78F4216A, 78F4216AY rank K: T_A = -10 to +60°C
- **5.** μ PD78F4216A, 78F4216AY rank K: T_A = -10 to +80°C

- Cautions 1. If writing is not successful in the initial write operation, execute the program command again, and then execute the verify command to confirm that the write operation has been completed normally (K, E, and P ranks of the μ PD78F4216A and 78F4216AY).
 - 2. Handshake mode is supported by products as shown below.
 - μPD78F4216A, 78F4216AY: Products with other than rank K, E
 - μPD78F4218A, 78F4218AY: Products with any rank

- Remarks 1. The fifth letter from the left in the lot number indicates the standard of the product.
 - 2. After executing the program command, execute the verify command to confirm that the write operation has been completed normally.
 - 3. Handshake mode is the CSI write mode that uses P24. Handshake mode can be used with the PG-FR3 and FL-PR3.
 - 4. Rank I only applies to ES (engineering sample) products. Because these products are engineering samples, their operation cannot be guaranteed.

(2) Write erase characteristics

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|------------------|---|------|------|------|-------------------------------------|
| V _{PP} supply voltage | V _{PP2} | During flash memory programming | 9.7 | 10.0 | 10.3 | V |
| V _{DD} supply current | IDD | When V _{PP} = V _{PP2} , fxx = 12.5 MHz | | | 40 | mA |
| VPP supply current | IPP | When VPP = VPP2 | | | 100 | mA |
| Step erase time | Ter | Note 1 | | 0.2 | | s |
| Overall erase time per area | Tera | When step erase time = 0.2 s ^{Note 2} | | | 20 | s/area |
| Write-back time | Twb | Note 3 | | 50 | | ms |
| Number of write-backs per write-back command | Cwb | When write-back time = 50 ms ^{Note 4} | | | 60 | times/ write- back command |
| Number of erase/ write-backs | Cerwb | | | | 16 | times |
| Step write time | Twr | Note 5 | | 50 | | μs |
| Overall write time per word | Twrw | When step write time = 50 μ s (1 word = 1 byte) ^{Note 6} | 50 | | 500 | μs/ word |
| Number of rewrites per area | Cerwr | 1 erase + 1 write after erase = 1 rewriteNote 7 | | 20 | | times/ area |

Notes 1. The recommended setting value for the step erase time is 0.2 s.

- 2. The prewrite time before erasure and the erase verify time (write-back time) is not included.
- 3. The recommended setting value for the write-back time is 50 ms.
- **4.** Write-back is executed once by the issuance of the write-back command. Therefore, the retry times must be the maximum value minus the number of commands issued.
- **5.** The recommended step write time setting value is 50 μ s.
- 6. The actual write time per word is 100 μ s longer. The internal verify time during or after a write is not included.
- 7. When a product is first written after shipment, "erase → write" and "write only" are both taken as one rewrite.

```
Example: P: Write, E: Erase Shipped product \rightarrow P \rightarrow E \rightarrow P\rightarrow E \rightarrow P: 3 rewrites Shipped product \rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3 rewrites
```


Remarks 1. The range of the operating clock during flash memory programming is the same as the range during normal operation.

2. When using the PG-FP3, the time parameters that need to be downloaded from the parameter files for write/erase are automatically set. Unless otherwise directed, do not change the set values.

Data Retention Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = AV_{DD} = 1.9 \text{ to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|--------------|-------------------------------|----------|------|----------|------|
| Data retention voltage | VDDDR | STOP mode | 1.9 | | 5.5 | V |
| Data retention current | Idddr | VDDDR = 5.0 V ±10% | | 10 | 50 | μΑ |
| | | VDDDR = 2.0 V ±5% | | 2 | 10 | μΑ |
| V _{DD} rise time | t RVD | | 200 | | | μs |
| V _{DD} fall time | t FVD | | 200 | | | μs |
| V _{DD} hold time (from STOP mode setting) | thvd | | 0 | | | ms |
| STOP release signal input time | torel | | 0 | | | ms |
| Oscillation stabilization | twait | Crystal resonator | 30 | | | ms |
| wait time | | Ceramic resonator | 5 | | | ms |
| Low-level input voltage | VIL | RESET, P00/INTP0 to P06/INTP6 | 0 | | 0.1VDDDR | V |
| High-level input voltage | ViH | | 0.9Vdddr | | VDDDR | V |

AC Timing Test Points




Timing Waveforms

(1) Read operations



Remark The signal is output from pins A0 to A7 when P80 to P87 are unused.


(2) Write operation




Remark The signal is output from pins A0 to A7 when P80 to P87 are unused.

Serial Operation


(1) 3-wire serial I/O mode




(2) UART mode




(3) I^2C bus mode (μ PD78F4216AY, 78F4218AY Subseries only)




Clock Output Timing




Interrupt Input Timing




Reset Input Timing



Clock Timing




Data Retention Characteristics




*

100-PIN PLASTIC LQFP (FINE PITCH) (14x14)



detail of lead end




NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.


| ITEM | MILLIMETERS |
|------|--------------------------|
| A | 16.00±0.20 |
| В | 14.00±0.20 |
| С | 14.00±0.20 |
| D | 16.00±0.20 |
| F | 1.00 |
| G | 1.00 |
| Н | $0.22^{+0.05}_{-0.04}$ |
| I | 0.08 |
| J | 0.50 (T.P.) |
| K | 1.00±0.20 |
| L | 0.50±0.20 |
| М | $0.17^{+0.03}_{-0.07}$ |
| N | 0.08 |
| Р | 1.40±0.05 |
| Q | 0.10±0.05 |
| R | 3° ^{+7°} -3° |
| S | 1.60 MAX. |
| S100 | GC-50-8EU, 8EA-2 |


Remark The external dimensions and material of the ES version are the same as those of the mass-produced version.

100-PIN PLASTIC QFP (14x20)



detail of lead end





NOTE

Each lead centerline is located within 0.15 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
|------|------------------------|
| Α | 23.6±0.4 |
| В | 20.0±0.2 |
| С | 14.0±0.2 |
| D | 17.6±0.4 |
| F | 0.8 |
| G | 0.6 |
| Н | 0.30±0.10 |
| I | 0.15 |
| J | 0.65 (T.P.) |
| K | 1.8±0.2 |
| L | 0.8±0.2 |
| М | $0.15^{+0.10}_{-0.05}$ |
| N | 0.10 |
| Р | 2.7±0.1 |
| Q | 0.1±0.1 |
| R | 5°±5° |
| S | 3.0 MAX. |
| | |

P100GF-65-3BA1-4

Remark The external dimensions and material of the ES version are the same as those of the mass-produced version.

CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS

The μ PD784218A Subseries products should be soldered and mounted under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative. For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 33-1. Surface Mounting Type Soldering Conditions (1/5)

```
(1) \muPD784214AGC-\times\times-8EU: 100-pin plastic LQFP (fine pitch) (14 x 14) \muPD784215AGC-\times\times-8EU: 100-pin plastic LQFP (fine pitch) (14 x 14) \muPD784216AGC-\times\times-8EU: 100-pin plastic LQFP (fine pitch) (14 x 14) \muPD784214AYGC-\times\times-8EU: 100-pin plastic LQFP (fine pitch) (14 x 14) \muPD784215AYGC-\times\times-8EU: 100-pin plastic LQFP (fine pitch) (14 x 14) \muPD784216AYGC-\times\times-8EU: 100-pin plastic LQFP (fine pitch) (14 x 14)
```

| Soldering Method | Soldering Conditions | Recommended Condition Symbol |
|------------------|---|---------------------------------|
| Infrared reflow | Package peak temperature: 235°C, Time: 30 seconds max. | IR35-00-2 |
| | (at 210°C or higher), Count: Two times or less | |
| VPS | Package peak temperature: 215°C, Time: 40 seconds max. | |
| | (at 200°C or higher), Count: Two times or less | |
| Partial heating | Pin temperature: 350°C max., Time: 3 seconds max. (per pin row) | _ |

Caution Do not use different soldering methods together (except for partial heating).

```
(2) \muPD784217AGC-\times\times-8EU: 100-pin plastic LQFP (fine pitch) (14 x 14) \muPD784218AGC-\times\times-8EU: 100-pin plastic LQFP (fine pitch) (14 x 14) \muPD784217AYGC-\times\times-8EU: 100-pin plastic LQFP (fine pitch) (14 x 14) \muPD784218AYGC-\times\times-8EU: 100-pin plastic LQFP (fine pitch) (14 x 14) \muPD78F4216AGC-8EU: 100-pin plastic LQFP (fine pitch) (14 x 14) \muPD78F4216AYGC-8EU: 100-pin plastic LQFP (fine pitch) (14 x 14) \muPD78F4216AYGC-8EU: 100-pin plastic LQFP (fine pitch) (14 x 14)
```

| Soldering Method | Soldering Conditions | Recommended Condition Symbol |
|------------------|--|---------------------------------|
| Infrared reflow | Package peak temperature: 235°C, Time: 30 seconds max. | IR35-107-2 |
| | (at 210°C or higher), Count: Two times or less, Exposure limit: | |
| | 7 days ^{Note} (after that, prebake at 125°C for 10 hours) | |
| VPS | Package peak temperature: 215°C, Time: 40 seconds max. | |
| | (at 200°C or higher), Count: Two times or less, Exposure limit: | |
| | 7 days ^{Note} (after that, prebake at 125°C for 10 hours) | |
| Partial heating | Pin temperature: 350°C max., Time: 3 seconds max. (per pin row) | _ |

Note After opening the dry pack, store it at 25°C or less and 65%RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Table 33-1. Surface Mounting Type Soldering Conditions (2/5)

```
(3) \muPD784214AGF-\times\times-3BA: 100-pin plastic QFP (14 x 20) \muPD784215AGF-\times\times-3BA: 100-pin plastic QFP (14 x 20) \muPD784216AGF-\times\times-3BA: 100-pin plastic QFP (14 x 20) \muPD784217AGF-\times\times-3BA: 100-pin plastic QFP (14 x 20) \muPD784218AGF-\times\times-3BA: 100-pin plastic QFP (14 x 20) \muPD784214AYGF-\times\times-3BA: 100-pin plastic QFP (14 x 20) \muPD784215AYGF-\times\times-3BA: 100-pin plastic QFP (14 x 20) \muPD784216AYGF-\times\times-3BA: 100-pin plastic QFP (14 x 20) \muPD784217AYGF-\times\times-3BA: 100-pin plastic QFP (14 x 20) \muPD784218AYGF-\times\times-3BA: 100-pin plastic QFP (14 x 20) \muPD784216AGF-3BA: 100-pin plastic QFP (14 x 20) \muPD78F4216AGF-3BA: 100-pin plastic QFP (14 x 20) \muPD78F4216AYGF-3BA: 100-pin plastic QFP (14 x 20)
```

| Soldering Method | Soldering Conditions | Recommended Condition Symbol |
|------------------|--|------------------------------|
| Infrared reflow | Package peak temperature: 235°C, Time: 30 seconds max. | IR35-00-2 |
| | (at 210°C or higher), Count: Two times or less | |
| VPS | Package peak temperature: 215°C, Time: 40 seconds max. | VP15-00-2 |
| | (at 200°C or higher), Count: Two times or less | |
| Wave soldering | Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, | WS60-00-1 |
| | Preheating temperature: 120°C max. (package surface temperature) | |
| Partial heating | Pin temperature: 350°C max., Time: 3 seconds max. (per pin row) | _ |

Caution Do not use different soldering methods together (except for partial heating).

(4) μ PD78F4218AGF-3BA: 100-pin plastic QFP (14 x 20) μ PD78F4218AYGF-3BA: 100-pin plastic QFP (14 x 20)

| Soldering Method | Soldering Conditions | Recommended Condition Symbol |
|------------------|--|---------------------------------|
| Infrared reflow | Package peak temperature: 235°C, Time: 30 seconds max. | IR35-207-2 |
| | (at 210°C or higher), Count: Two times or less, Expose limit: | |
| | 7 days ^{Note} (after that, prebake at 125°C for 20 hours) | |
| VPS | Package peak temperature: 215°C, Time: 40 seconds max. | VP15-207-2 |
| | (at 200°C or higher), Count: Two times or less, Expose limit: | |
| | 7 days ^{Note} (after that, prebake at 125°C for 20 hours) | |
| Wave soldering | Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, | WS60-207-1 |
| | Preheating temperature: 120°C max. (package surface temperature), | |
| | Expose limit: 7 days ^{Note} (after that, prebake at 125°C for 20 hours) | |
| Partial heating | Pin temperature: 350°C max., Time: 3 seconds max. (per pin row) | _ |

Note After opening the dry pack, store it at 25°C or less and 65%RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remark The label on the dry pack was correct originally.

Table 33-1. Surface Mounting Type Soldering Conditions (3/5)

(5) PD784214AYGC- -8EU: 100-pin plastic LQFP (fine pitch) (14 x 14)

| Soldering Method | Soldering Conditions | Recommended Condition Symbol |
|--|---|---------------------------------|
| Infrared reflow | Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 20 to 72 hours) | IR60-203-3 |
| Wave soldering When the pin pitch of the package is 0.65 mm or more, wave soldering can also be performed. For details, contact an NEC Electronics sales representative. | | _ |
| Partial heating | rtial heating Pin temperature: 350°C max., Time: 3 seconds max. (per pin row) | |

Note After opening the dry pack, store it at 25°C or less and 65%RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

- Remarks 1. Products that have the part numbers suffixed by "-A" are lead-free products.
 - 2. For soldering methods and conditions other than those recommended above, contact an NEC Electronics sales representative.

Table 33-1. Surface Mounting Type Soldering Conditions (4/5)

```
-3BA-A: 100-pin plastic QFP (14 20)
PD784215AGF-
                          100-pin plastic LQFP (fine pitch) (14
PD784214AGC-
                 -8EU-A:
PD784215AGC-
                 -8EU-A: 100-pin plastic LQFP (fine pitch) (14
                                                              14)
PD784216AGC-
                 -8EU-A: 100-pin plastic LQFP (fine pitch) (14
                                                              14)
PD784217AGC-
                 -8EU-A: 100-pin plastic LQFP (fine pitch) (14
PD784218AGC-
                 -8EU-A: 100-pin plastic LQFP (fine pitch) (14
                                                              14)
PD78F4216AGC-8EU-A:
                          100-pin plastic LQFP (fine pitch) (14
                                                              14)
PD78F4218AGC-8EU-A:
                          100-pin plastic LQFP (fine pitch) (14
                  -3BA-A: 100-pin plastic QFP (14
PD784214AYGF-
PD784215AYGF-
                  -3BA-A: 100-pin plastic QFP (14
                                                  20)
PD784216AYGF-
                  -3BA-A: 100-pin plastic QFP (14
PD784215AYGC-
                  -8EU-A: 100-pin plastic LQFP (fine pitch) (14
PD784217AYGC-
                  -8EU-A: 100-pin plastic LQFP (fine pitch) (14
                                                              14)
PD784218AYGC-
                  -8EU-A: 100-pin plastic LQFP (fine pitch) (14
                                                              14)
PD78F4216AYGC-8EU-A:
                          100-pin plastic LQFP (fine pitch) (14
                                                              14)
PD78F4218AYGC-8EU-A:
                          100-pin plastic LQFP (fine pitch) (14 14)
```

| Soldering Method | Soldering Conditions | Recommended Condition Symbol |
|------------------|---|---------------------------------|
| Infrared reflow | Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 20 to 72 hours) | IR60-207-3 |
| Wave soldering | oldering When the pin pitch of the package is 0.65 mm or more, wave soldering can also be performed. For details, contact an NEC Electronics sales representative. | |
| Partial heating | Pin temperature: 350°C max., Time: 3 seconds max. (per pin row) | - |

Note After opening the dry pack, store it at 25°C or less and 65%RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remark Products that have the part numbers suffixed by "-A" are lead-free products.

Table 33-1. Surface Mounting Type Soldering Conditions (5/5)

(7) PD784216AGF--3BA-A: 100-pin plastic QFP (14 20) PD784217AGF--3BA-A: 100-pin plastic QFP (14 PD784218AGF--3BA-A: 100-pin plastic QFP (14 20) PD78F4216AGF-3BA-A: 100-pin plastic QFP (14 20) PD78F4218AGF-3BA-A: 100-pin plastic QFP (14 20) PD784217AYGF--3BA-A: 100-pin plastic QFP (14 20) PD784218AYGF--3BA-A: 100-pin plastic QFP (14 20) PD78F4216AYGF-3BA-A: 100-pin plastic QFP (14 20) PD78F4218AYGF-3BA: 100-pin plastic QFP (14

PD784214AYGC- -8EU-A: 100-pin plastic LQFP (fine pitch) (14 14) PD784216AYGC- -8EU-A: 100-pin plastic LQFP (fine pitch) (14 14)

| Soldering Method | Soldering Conditions | Recommended Condition Symbol |
|---|---|------------------------------|
| Infrared reflow | Package peak temperature: 260°C, Time: 60 seconds max. | IR60-363-3 |
| | (at 220°C or higher), Count: Three times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 36 to 72 hours) | |
| Wave soldering | Wave soldering When the pin pitch of the package is 0.65 mm or more, wave soldering can also be performed. | |
| | For details, contact an NEC Electronics sales representative. | |
| Partial heating Pin temperature: 350°C max., Time: 3 seconds max. (per pin row) | | _ |

Note After opening the dry pack, store it at 25°C or less and 65%RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remark Products that have the part numbers suffixed by "-A" are lead-free products.

APPENDIX A MAJOR DIFFERENCES FROM μ PD78078Y SUBSERIES

| | Series Name | μPD784218AY Subseries | μPD78078Y Subseries |
|------------------------------------|--|--|--|
| Item | | | |
| CPU | | 16-bit CPU | 8-bit CPU |
| Minimum instruction execution time | When the main system clock is selected | 160 ns (at 12.5 MHz operation) | 400 ns (at 5.0 MHz operation) |
| | When the subsystem clock is selected | 61 μs (at 32.768-kHz operation) | 122 μs (at 32.768-kHz operation) |
| Memory space | | 1 MB | 64 KB |
| I/O port | Total | 86 | 88 |
| | CMOS inputs | 8 | 2 |
| | CMOS I/O | 72 | 78 |
| | N-channel open drain I/O | 6 | 8 |
| Pins with added functions Note | Pins with pull-up resistors | 70 | 86 |
| | LED direct drive outputs | 22 | 16 |
| | Medium voltage pins | 6 | 8 |
| Timer/counters | | 16-bit timer/counter × 1 unit 8-bit timer/counter × 6 units | 16-bit timer/counter × 1 unit 8-bit timer/counter × 4 units |
| Serial interface | | UART/IOE (3-wire serial I/O) × 2 channels CSI (3-wire serial I/O, multimaster compatible I ² C bus) × 1 channel | UART/IOE (3-wire serial I/O) × 1 channel CSI (3-wire serial I/O, 2-wire serial I/O, I ² C bus) × 1 channel CSI (3-wire serial I/O, 3-wire serial I/O with automatic communication function) × 1 channel |
| Interrupts | NMI pin | Yes | No |
| | Macro service | Yes | No |
| | Context switching | Yes | No |
| | Programmable priority | 4 levels | No |
| Standby function | | HALT/STOP/IDLE mode In low power consumption mode: HALT or IDLE mode | HALT/STOP mode |
| Package | | 100-pin plastic LQFP (fine pitch) (14 × 14) 100-pin plastic QFP (14 × 20) | 100-pin plastic LQFP (fine pitch) (14 × 14) 100-pin plastic QFP (14 × 20) 100-pin ceramic WQFN (14 × 20) (only μPD78P078Y) |

 $\textbf{Note} \quad \text{The pins with added functions are included in the I/O pins.}$

APPENDIX B DEVELOPMENT TOOLS

The following development tools are available for the development of systems that employ μ PD784218A Subseries products.

• For PC98-NX series

Unless otherwise specified, products supported by IBM PC/ATTM compatible machines can be used for the PC98-NX series. When using the PC98-NX series, refer to the explanation of IBM PC/AT compatible machines.

· For Windows

Unless otherwise specified, "Windows" indicates the following OSs.

- Windows 3.1
- Windows 95, 98, 2000
- Windows NT Ver. 4.0

Figure B-1. Development Tool Configuration (1/2)

(1) When using the in-circuit emulator IE-78K4-NS





Figure B-1. Development Tool Configuration (2/2)

(2) When using the in-circuit emulator IE-784000-R



Remark Items in broken line boxes differ according to the development environment. Refer to B.3.1 Hardware.

B.1 Language Processing Software

| SP78K4 | Development tools (software) common to the 78K/IV Series are combined in this | | |
|---|---|--|--|
| 78K/IV Series Software Package | package. | | |
| | Part Number: µSxxxxSP78K4 | | |
| RA78K4 Assembler Package | This assembler converts programs written in mnemonics into object code executable with a microcontroller. Further, this assembler is provided with functions capable of automatically creating | | |
| | symbol tables and branch instruction optimization. | | |
| | This assembler should be used in combination with an optional device file (DF784218). | | |
| | <pre><precaution environment="" in="" pc="" ra78k4="" using="" when=""></precaution></pre> | | |
| | This assembler package is a DOS-based application. It can also be used in Windows, however, by using the Project Manager (included in assembler package) on Windows. | | |
| | Part Number: µSxxxRA78K4 | | |
| CC78K4 C Compiler Package | This compiler converts programs written in C language into object codes executable with a microcontroller. This compiler should be used in combination with an optional assembler package and device file. | | |
| | <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre> | | |
| | Part Number: μSxxxCC78K4 | | |
| DF784218 ^{Note} Device File | This file contains information peculiar to the device. This device file should be used in combination with an optional tool (RA78K4, CC78K4, SM78K4, ID78K4-NS, and ID78K4). Corresponding OS and host machine differ depending on the tool to be used with. | | |
| | Part Number: μS××××DF784218 | | |
| CC78K4-L C Library Source File | This is a source file of functions configuring the object library included in the C compiler package. This file is required to match the object library included in C compiler package to the customer's specifications. The operating environment does not depend on the OS because this is a source file. | | |
| | Part Number: μSxxxxCC78K4-L | | |

Note The DF784218 can be used in common with the RA78K4, CC78K4, SM78K4, ID78K4-NS, and ID78K4.

★ Remark The xxxx part number differs depending on the host machine and operating system used.



 $\mu \text{S} \times \times \times \text{RA78K4} \\ \mu \text{S} \times \times \times \times \text{CC78K4}$

| \dashv | ×××× | Host Machine | OS | Supply Medium |
|----------|------|---------------------------------|---|-----------------|
| | AB13 | PC-9800 series, | Japanese Windows | 3.5-inch 2HD FD |
| | BB13 | IBM PC/AT compatibles | English Windows | |
| | AB17 | | Japanese Windows | CD-ROM |
| | BB17 | | English Windows | |
| | 3P17 | HP9000 series 700 TM | HP-UX TM (Rel. 10.10) | |
| | 3K17 | SPARCstation TM | SunOS TM (Rel. 4.1.4), Solaris TM (Rel. 2.5.1) | |

 $\mu \text{S} \xrightarrow{\times \times \times} \text{DF784218} \\ \mu \text{S} \xrightarrow{\times \times \times} \text{CC78K4-L}$

| -[| ×××× | Host Machine | OS | Supply Medium |
|----|------|-----------------------|----------------------|-----------------|
| | AB13 | PC-9800 series, | Japanese Windows | 3.5-inch 2HD FD |
| | BB13 | IBM PC/AT compatibles | English Windows | |
| | 3P16 | HP9000 series 700 | HP-UX (Rel. 10.10) | DAT |
| | 3K13 | SPARCstation | SunOS (Rel. 4.1.4) | 3.5-inch 2HD FD |
| | 3K15 | | Solaris (Rel. 2.5.1) | 1/4-inch CGMT |

B.2 Flash Memory Writing Tools

| Flashpro III (type FL-PR3, PG-FP3) Flash Programmer | Flash programmer dedicated to microcontrollers with on-chip flash memory. |
|--|---|
| FA-100GC | Flash memory writing adapter used connected to the Flashpro III. |
| FA-100GF | FA-100GC: 100-pin plastic LQFP (fine pitch) (GC-8EU type) |
| Flash Memory Writing Adapter | FA-100GF: 100-pin plastic QFP (GF-3BA type) |

Remark FL-PR2, FL-PR3, FA-100GC, and FA-100GF are products of Naito Densei Machida Mfg. Co., Ltd. Phone: +81-45-475-4191 Naito Densei Machida Mfg. Co., Ltd.

B.3 Debugging Tools

B.3.1 Hardware (1/2)

(1) When using the in-circuit emulator IE-78K4-NS

| | IE-78K4-NS In-circuit Emulator | | The in-circuit emulator serves to debug hardware and software when developing application systems using a 78K/IV Series product. It corresponds to integrated debugger (ID78K4-NS). This emulator should be used in combination with power supply unit, emulation probe, and interface adapter which is required to connect this emulator to the host machine. | |
|---|-----------------------------------|---|--|--|
| | IE-70000-M Power Sup | | This adapter is used for supplying power from a receptacle of 100-V to 240-V AC. | |
| | IE-70000-9 Interface A | • • | This adapter is required when using the PC-9800 series computer (except notebook type) as the IE-78K4-NS host machine (C bus supported). | |
| | IE-70000-C PC Card In | | This PC card and interface cable is required when using a notebook-type computer as the IE-78K4-NS host machine (PCMCIA socket supported). | |
| | IE-70000-P Interface A | • • | This adapter is required when using the IBM PC/AT compatible computers as the IE-78K4-NS host machine (ISA bus supported). | |
| | IE-70000-P Interface A | - | This adapter is required when using a computer that incorporates a PCI bus as the IE-78K4-NS host machine. | |
| | IE-784225- Emulation I | | This board emulates the operations of the peripheral hardware peculiar to a device. It should be used in combination with an in-circuit emulator. | |
| * | NP-100GC NP-H100G | C-TQ | This probe is used to connect the in-circuit emulator to the target system and is designed for 100-pin plastic LQFP (fine pitch) (GC-8EU type). | |
| | Emulation Probe | TGC-100SDW Conversion Adapter (Refer to Figures B-3 and B-4) | This conversion adapter connects the NP-100GC or NP-H100GC-TQ to the target system board designed to mount a 100-pin plastic LQFP (fine pitch) (GC-8EU type). | |
| * | NP-100GF-TQ NP-H100GF-TQ | | This probe is used to connect the in-circuit emulator to the target system and is designed for 100-pin plastic QFP (GF-3BA type). | |
| | Emulation Probe | TGF-100RBP Conversion Adapter (Refer to Figures B-5 and B-6) | This conversion adapter connects the NP-100GF-TQ or NP-H100GF-TQ to the target system board designed to mount a 100-pin plastic QFP (GF-3BA type). | |

Remarks 1. NP-100GC, NP-H100GC-TQ, NP-100GF-TQ, and NP-H100GF-TQ are products of Naito Densei Machida Mfg. Co., Ltd.

Phone: +81-45-475-4191 Naito Densei Machida Mfg. Co., Ltd.

2. TGC-100SDW and TGF-100RBP are products of TOKYO ELETECH CORPORATION.

Phone: +81-3-3820-7112 Tokyo Electronics Department +81-6-6244-6672 Osaka Electronics Department

3. TGC-100SDW and TGF-100RBP are sold in one units.

B.3.1 Hardware (2/2)

(2) When using the in-circuit emulator IE-784000-R

| IE-784000-R In-circuit Emulator | | IE-784000-R is an in-circuit emulator that can be used with the 78K/IV Series. IE-784000-R can be used with the optional IE-784000-R-EM, IE-784225-NS-EM1, or IE-784218-R-EM1 emulation boards, that are sold separately. The host machine is connected in order to debug. The integrated debugger (ID78K4) and the device files that are sold separately are required. By using this in-circuit emulator in combination with them, debugging is possible at the source program levels of the C language and the structured assembly language. Debugging and program inspection have better efficiency than the C0 coverage function. IE-784000-R can be connected to the host machine by Ethernet TM or a dedicated bus. A separately sold interface adapter is required. |
|--|---|---|
| IE-70000-98-I Interface Ada | - | This adapter is required when using the PC-9800 series computer (except notebook type) as the IE-784000-R host machine (C bus supported). |
| IE-70000-PC- Interface Ada | - | This adapter is required when using an IBM PC/AT or compatible computer as the IE-784000-R host machine (ISA bus supported). |
| IE-70000-PCI Interface Ada | | This adapter is required when using a computer that incorporates a PCI bus as the IE-784000-R host machine. |
| IE-78000-R-SV3 Interface Adapter | | This adapter and cable is required when using an EWS computer as the IE-784000-R host machine, and is used connected to the board in the IE-784000-R. 10Base-5 is supported for Ethernet. For other methods, a conversion adapter commercially available is required. |
| IE-784000-R-EM | | This emulation board is used with the 78K/IV Series. |
| IE-784225-NS-EM1 IE-784218-R-EM1 Emulation Board | | This board emulates the operations of the peripheral hardware peculiar to a device. |
| IE-78K4-R-EXC Emulation Pro | B Bbe Conversion Board | This conversion board for 100-pin is required when using the IE-784225-NS-EM1 on the IE-784000-R. It is not required when using the conventional IE-784218-R-EM1. |
| EP-78064GC- Emulation Pro | | This probe is used to connect the in-circuit emulator to the target system and is designed for 100-pin plastic LQFP (fine pitch) (GC-8EU type). |
| | TGC-100SDW Conversion Adapter (Refer to Figure B-9) | This conversion adapter connects the EP-78064GC-R to the target system board designed to mount a 100-pin plastic LQFP (fine pitch) (GC-8EU type). |
| EP-784218GF Emulation Pro | | This probe is used to connect the in-circuit emulator to the target system and is designed for 100-pin plastic QFP (GF-3BA type). |
| | EV-9200GF-100 Conversion Socket (Refer to Figures B-7 and B-8) | This conversion socket connects the EP-784218GF-R to the target system board designed to mount a 100-pin plastic QFP (GF-3BA type). |

Remarks 1. TGC-100SDW is a product of TOKYO ELETECH CORPORATION.

Phone: +81-3-3820-7112 Tokyo Electronics Department +81-6-6244-6672 Osaka Electronics Department

- 2. EV-9200GF-100 is sold in five units.
- 3. TGC-100SDW is sold in one units.

B.3.2 Software

| SM78K4 System Simulator | This system simulator is used to perform debugging at C source level or assembler level while simulating the operation of the target system on a host machine. This simulator runs on Windows. Use of the SM78K4 allows the execution of application logical testing and performance testing on an independent basis from hardware development without having to use an in-circuit emulator, thereby providing higher development efficiency and software quality. |
|--|---|
| | The SM78K4 should be used in combination with an optional device file (DF784218). |
| | Part Number: μSxxxxSM78K4 |
| ID78K4-NS Integrated Debugger (supporting in-circuit emulator IE-78K4-NS) | This debugger is a control program to debug 78K/IV Series microcontrollers. It adopts a graphical user interface, which is equivalent visually and operationally to Windows. It also has an enhanced debugging function for C language programs, and thus trace results can be displayed on screen in C-language level by using the |
| | window integration function which links a trace result with its source program, |
| ID78K4 Integrated Debugger (supporting in-circuit emulator IE-784000-R) | disassembled display, and memory display. In addition, by incorporating function modules such as task debugger and system performance analyzer, the efficiency of debugging programs, which run on real-time OSs can be improved. It should be used in combination with the optional device file (DF784218). |
| | Part Number: μSxxxxID78K4-NS, μSxxxXID78K4 |

* Remark ×××× in the part number differs depending on the host machine and OS used.

 $\begin{array}{l} \mu \text{S} \times \times \times \text{SM78K4} \\ \mu \text{S} \times \times \times \times \text{ID78K4-NS} \\ \mu \text{S} \times \times \times \times \text{ID78K4} \end{array}$

| \dashv | xxxx | Host Machine | OS | Supply Medium |
|----------|------|----------------------|------------------|-----------------|
| Ì | AB13 | IBM PC/AT compatible | Japanese Windows | 3.5-inch 2HC FD |
| Ì | BB13 | | English Windows | |
| | AB17 | | Japanese Windows | CD-ROM |
| ĺ | BB17 | | English Windows | |

B.4 Cautions on Designing Target System


The following shows the conditions when connecting the emulation probe to the conversion adapter. Follow the configuration below and consider the shape of parts to be mounted on the target system when designing a system.

Among the products described in this appendix, NP-100GC, NP-H100GC-TQ, NP-100GF-TQ, and NP-H100GF-TQ are products of Naito Densei Machida Mfg. Co., Ltd., and TGC-100SDW and TGF-100RBP are products of TOKYO ELETECH CORPORATION.

| Emulation Probe | Conversion Adapter | Distance Between IE System and Conversion Adapter |
|-----------------|--------------------|---|
| NP-100GC | TGC-100SDW | 170 mm |
| NP-H100GC-TQ | | 370 mm |
| NP-100GF-TQ | TGF-100RBP | 170 mm |
| NP-H100GF-TQ | | 370 mm |

Table B-1. Distance Between IE System and Conversion Adapter

Figure B-2. Distance Between IE System and Conversion Adapter



Note Distance when the NP-100GC or NP-100GF-TQ is used. When the NP-H100GC-TQ or NP-H100GF-TQ is used, the distance is 370 mm.

Emulation board IE-784225-NS-EM1

Emulation probe NP-100GC

Some time adapter TGC-100SDW

25 mm

21.55 mm


21.55 mm

A0 mm

34 mm

Figure B-3. Connection Conditions of Target System (When NP-100GC Is Used)

Figure B-4. Connection Conditions of Target System (When NP-H100GC-TQ Is Used)



Emulation board
IE-784225-NS-EM1

Emulation probe
NP-100GF-TQ


Connection adapter
TGF-100RBP

27.5 mm
Pin 1 21 mm
34 mm

Target system

Figure B-5. Connection Conditions of Target System (When NP-100GF-TQ Is Used)

Figure B-6. Connection Conditions of Target System (When NP-H100GF-TQ Is Used)



B.5 Conversion Socket (EV-9200GF-100) and Conversion Adapter (TGC-100SDW)

(1) Package drawing of the conversion socket (EV-9200GF-100) and recommended footprint EP-784218GF-R is mounted together on the board.

Μ В 0 α NEC EV-9200GF-100 a No.1 pin index G Н

Figure B-7. Package Drawing of EV-9200GF-100 (Reference)

EV-9200GF-100-G0E

| ITEM | MILLIMETERS | INCHES |
|------|-------------|-----------|
| Α | 24.6 | 0.969 |
| В | 21 | 0.827 |
| С | 15 | 0.591 |
| D | 18.6 | 0.732 |
| Е | 4-C 2 | 4-C 0.079 |
| F | 0.8 | 0.031 |
| G | 12.0 | 0.472 |
| Н | 22.6 | 0.89 |
| 1 | 25.3 | 0.996 |
| J | 6.0 | 0.236 |
| K | 16.6 | 0.654 |
| L | 19.3 | 076 |
| М | 8.2 | 0.323 |
| Ν | 8.0 | 0.315 |
| 0 | 2.5 | 0.098 |
| Р | 2.0 | 0.079 |
| Q | 0.35 | 0.014 |
| R | ø2.3 | ø0.091 |
| S | ø 1.5 | φ0.059 |

Figure B-8. Recommended Footprint of EV-9200GF-100 (Reference)

| \Box | /_9200GF | 100 | D1E |
|--------|----------|-----|-----|
| | | | |

| ITEM | MILLIMETERS | INCHES |
|------|--------------------------------------|--|
| Α | 26.3 | 1.035 |
| В | 21.6 | 0.85 |
| С | $0.65\pm0.02 \times 29=18.85\pm0.05$ | $0.026^{+0.001}_{-0.002} \times 1.142 = 0.742^{+0.002}_{-0.002}$ |
| D | 0.65±0.02 × 19=12.35±0.05 | $0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$ |
| Е | 15.6 | 0.614 |
| F | 20.3 | 0.799 |
| G | 12±0.05 | 0.472+0.003 |
| Н | 6±0.05 | 0.236+0.003 |
| I | 0.35±0.02 | 0.014+0.001 |
| J | φ2.36±0.03 | \$\phi_{0.093^{+0.001}_{-0.002}}\$ |
| K | φ2.3 | Ø0.091 |
| L | φ1.57±0.03 | \$\phi_0.062^{+0.001}_{-0.002}\$ |


Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "Semiconductor Device Mount Manual" website


(http://www.necel.com/pkg/en/mount/index.html).


(2) Package drawing of the conversion adapter (TGC-100SDW)

NP-100GC, NP-H100GC-TQ, or EP-78064GC-R is mounted together on the board.

Figure B-9. Package Drawing of TGC-100SDW (Reference)







| ITEM | MILLIMETERS | INCHES |
|------|-----------------|-------------------|
| Α | 21.55 | 0.848 |
| В | 0.5x24=12 | 0.020x0.945=0.472 |
| С | 0.5 | 0.020 |
| D | 0.5x24=12 | 0.020x0.945=0.472 |
| E | 15.0 | 0.591 |
| F | 21.55 | 0.848 |
| G | ϕ 3.55 | ϕ 0.140 |
| Н | 10.9 | 0.429 |
| I | 13.3 | 0.524 |
| J | 15.7 | 0.618 |
| K | 18.1 | 0.713 |
| L | 13.75 | 0.541 |
| М | 0.5x24=12.0 | 0.020x0.945=0.472 |
| N | 1.125±0.3 | 0.044±0.012 |
| 0 | 1.125±0.2 | 0.044±0.008 |
| Р | 7.5 | 0.295 |
| Q | 10.0 | 0.394 |
| R | 11.3 | 0.445 |
| S | 18.1 | 0.713 |
| Т | φ5.0 | φ0.197 |
| U | 5.0 | 0.197 |
| V | 4- <i>ϕ</i> 1.3 | 4-φ0.051 |
| W | 1.8 | 0.071 |
| Х | C 2.0 | C 0.079 |
| Υ | φ0.9 | φ0.035 |

| ES | ITEM | MILLIMETERS | INCHES |
|----------|------|-------------|----------------|
| | а | 14.45 | 0.569 |
| 15=0.472 | b | 1.85±0.25 | 0.073±0.010 |
| | С | 3.5 | 0.138 |
| 15=0.472 | d | 2.0 | 0.079 |
| | е | 3.9 | 0.154 |
| | f | 0.25 | 0.010 |
| | g | ϕ 4.5 | ϕ 0.177 |
| | h | 16.0 | 0.630 |
| | i | 1.125±0.3 | 0.044±0.012 |
| | j | 0~5° | 0.000~0.197° |
| | k | 5.9 | 0.232 |
| | - 1 | 0.8 | 0.031 |
| 15=0.472 | m | 2.4 | 0.094 |
| 0.012 | n | 2.7 | 0.106 |
| 0.008 | | | TGC-100SDW-G1E |

note: Product by TOKYO ELETECH CORPORATION.

 ϕ 0.3

φ0.012

APPENDIX C EMBEDDED SOFTWARE

For efficient development and maintenance of the μ PD784218A Subseries, the following embedded products are available.

| RX78K4 Real-time OS | RX78K4 is a real-time OS conforming to the μ ITRON specifications. Tool (configurator) for generating nucleus of RX78K4 and plural information tables is supplied. Used in combination with an optional assembler package (RA78K4) and device file |
|------------------------|--|
| | (DF784218). <pre> </pre> <pre> <pre> <pre> <pre> <pre> </pre> <pre> <pre> <pre> <pre> <pre> </pre> <pre> <p< td=""></p<></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre> |
| | The real-time OS is a DOS-based application. It should be used in the DOS Prompt when using in Windows. |
| | Part number: μSxxxRX78K4-ΔΔΔΔ |

Caution When purchasing the RX78K4, fill in the purchase application form in advance and sign the user agreement.

Remark $\times\!\times\!\times\!\times$ and $\Delta\Delta\Delta\Delta$ in the part number differ depending on the host machine and OS used.

 μ S $\times \times \times$ RX78K4- $\Delta\Delta\Delta\Delta$

 $\Delta\Delta\Delta\Delta\Delta$ **Product Outline** Maximum Number for Use in Mass Production 001 Evaluation object Do not use for mass-produced product. 100K Mass-production object 0.1 million units 001M 1 million units 010M 10 million units S01 Source program Source program for mass-produced object

| ×××× | Host Machine | OS | Supply Medium |
|------|----------------------|--------------------------------|-----------------|
| AA13 | PC-9800 series | Windows (Japanese version)Note | 3.5-inch 2HD FD |
| AB13 | IBM PC/AT compatible | Windows (Japanese version)Note | 3.5-inch 2HC FD |
| BB13 | | Windows (English version)Note | |
| 3P16 | HP9000 series 700 | HP-UX (Rel. 10.10) | DAT (DDS) |
| 3K13 | SPARCstation | SunOS (Rel. 4.1.4), | 3.5-inch 2HC FD |
| 3K15 | | Solaris (Rel. 2.5.1) | 1/4-inch CGMT |

Note Can also be operated in DOS environment.

APPENDIX D REGISTER INDEX

D.1 Register Index (Alphabetical Order)

| [Symbols] | |
|---|----------|
| 16-bit capture/compare register 00 (CR00) | 164 |
| 16-bit capture/compare register 01 (CR01) | 165 |
| 16-bit timer counter 0 (TM0) | 163 |
| 16-bit timer mode control register (TMC0) | 166 |
| 16-bit timer output control register (TOC0) | 169 |
| 8-bit compare register 10 (CR10) | 197 |
| 8-bit compare register 20 (CR20) | 197 |
| 8-bit compare register 50 (CR50) | 218 |
| 8-bit compare register 60 (CR60) | 218 |
| 8-bit compare register 70 (CR70) | 239 |
| 8-bit compare register 80 (CR80) | 239 |
| 8-bit timer counter 1 (TM1) | 197 |
| 8-bit timer counter 2 (TM2) | 197 |
| 8-bit timer counter 5 (TM5) | 218 |
| 8-bit timer counter 6 (TM6) | 218 |
| 8-bit timer counter 7 (TM7) | 239 |
| 8-bit timer counter 8 (TM8) | 239 |
| 8-bit timer mode control register 1 (TMC1) | 198 |
| 8-bit timer mode control register 2 (TMC2) | 198 |
| 8-bit timer mode control register 5 (TMC5) | 219 |
| 8-bit timer mode control register 6 (TMC6) | 219 |
| 8-bit timer mode control register 7 (TMC7) | 240 |
| 8-bit timer mode control register 8 (TMC8) | 240 |
| [A] | |
| A/D conversion result register (ADCR) | 270 |
| A/D converter input selection register (ADIS) | 273 |
| A/D converter mode register (ADM) | 271 |
| Asynchronous serial interface mode register 1 (ASIM1) | 298, 305 |
| Asynchronous serial interface mode register 2 (ASIM2) | 298, 305 |
| Asynchronous serial interface status register 1 (ASIS1) | 300, 306 |
| Asynchronous serial interface status register 2 (ASIS2) | 300, 306 |
| [B] | |
| Baud rate generator control register 1 (BRGC1) | 301, 307 |
| Baud rate generator control register 2 (BRGC2) | 301, 307 |
| [C] | |
| Capture/compare control register 0 (CRC0) | 169 |
| Clock output control register (CKS) | 392, 395 |
| Clock status register (PCS) | 110 |

| [D] | |
|--|----------|
| D/A conversion setting register 0 (DACS0) | 286 |
| D/A conversion setting register 1 (DACS1) | 286 |
| D/A converter mode register 0 (DAM0) | |
| D/A converter mode register 1 (DAM1) | 287 |
| [E] | |
| External access status enable register (EXAE) | |
| External bus type selection register (EBTS) | |
| External interrupt falling edge enable register (EGN0) | 397 |
| External interrupt rising edge enable register (EGP0) | 397 |
| [1] | |
| I ² C bus control register (IICC0) | |
| I ² C bus status register (IICS0) | 341 |
| In-service priority register (ISPR) | 412 |
| Internal memory size switching register (IMS) | 80 |
| Interrupt mask register 0H (MK0H) | 410 |
| Interrupt mask register 0L (MK0L) | 410 |
| Interrupt mask register 1H (MK1H) | 410 |
| Interrupt mask register 1L (MK1L) | 410 |
| Interrupt mode control register (IMC) | |
| Interrupt selection control register (SNMI) | 415 |
| [M] | |
| Macro service mode register | |
| Memory expansion mode register (MM) | 479 |
| [0] | |
| Oscillation mode selection register (CC) | 109 |
| Oscillation stabilization time specification register (OSTS) | 111, 522 |
| [P] | |
| Port 0 (P0) | |
| Port 0 mode register (PM0) | |
| Port 1 (P1) | |
| Port 10 (P10) | |
| Port 10 mode register (PM10) | |
| Port 12 (P12) | |
| Port 12 mode register (PM12) | |
| Port 13 (P13) | |
| Port 13 mode register (PM13) | |
| Port 2 (P2) | |
| Port 2 mode register (PM2) | |
| Port 3 (P3) | |
| Port 3 mode register (PM3) | |
| Port 4 (P4) | |
| Port 4 mode register (PM4) | 144 |

| Port 5 (P5) | 132 |
|--|---------|
| Port 5 mode register (PM5) | 144 |
| Port 6 (P6) | 133 |
| Port 6 mode register (PM6) | 144 |
| Port 7 (P7) | 136 |
| Port 7 mode register (PM7) | 144 |
| Port 8 (P8) | 139 |
| Port 8 mode register (PM8) | 144 |
| Port 9 (P9) | 140 |
| Port 9 mode register (PM9) | 144 |
| Port function control register (PF2) | 149 |
| Prescaler mode register 0 (PRM0) | 171 |
| Prescaler mode register 1 (PRM1) | 201 |
| Prescaler mode register 2 (PRM2) | 201 |
| Prescaler mode register 5 (PRM5) | 222 |
| Prescaler mode register 6 (PRM6) | 222 |
| Prescaler mode register 7 (PRM7) | 243 |
| Prescaler mode register 8 (PRM8) | 243 |
| Prescaler mode register for serial clock (SPRM0) | 344 |
| Program status word (PSW) | 82, 416 |
| Programmable wait control register 1 (PWC1) | 480 |
| Pull-up resistor option register 0 (PU0) | 147 |
| Pull-up resistor option register 10 (PU10) | 147 |
| Pull-up resistor option register 12 (PU12) | 147 |
| Pull-up resistor option register 2 (PU2) | 147 |
| Pull-up resistor option register 3 (PU3) | 147 |
| Pull-up resistor option register 7 (PU7) | 147 |
| Pull-up resistor option register 8 (PU8) | 147 |
| Pull-up resistor option register (PUO) | 147 |
| [R] | |
| Real-time output buffer register H (RTBH) | 153 |
| Real-time output buffer register L (RTBL) | 153 |
| Real-time output port control register (RTPC) | 155 |
| Real-time output port mode register (RTPM) | 154 |
| Receive buffer register 1 (RXB1) | 297 |
| Receive buffer register 2 (RXB2) | 297 |
| Receive shift register 1 (RX1) | 297 |
| Receive shift register 2 (RX2) | 297 |
| ROM correction address register H (CORAH) | |
| ROM correction address register L (CORAL) | 565 |
| ROM correction control register (CORC) | 565 |
| [8] | |
| Serial I/O shift register 0 (SIO0) | |
| Serial I/O shift register 1 (SIO1) | |
| Serial I/O shift register 2 (SIO2) | |
| Serial operation mode register 0 (CSIM0) | |

| Serial operation mode register 1 (CSIM1) | 321, 322, | 323 |
|--|-----------|-----|
| Serial operation mode register 2 (CSIM2) | 321, 322, | 323 |
| Serial shift register (IIC0) | 335, | 346 |
| Slave address register (SVA0) | 335, | 346 |
| Standby control register (STBC) | 107, | 519 |
| [т] | | |
| Transmit shift register 1 (TXS1) | | 297 |
| Transmit shift register 2 (TXS2) | | 297 |
| [W] | | |
| Watch timer mode control register (WTM) | | 259 |
| Watchdog timer mode register (WDM) | 264, | 414 |

D.2 Register Index (Symbols)

| [A] | | | |
|----------------|---|--------|-----|
| ADCR: | A/D conversion result register | | 270 |
| ADIC: | Interrupt control register | | 409 |
| ADIS: | A/D converter input selection register | | 273 |
| ADM: | A/D converter mode register | | |
| ASIM1: | Asynchronous serial interface mode register 1 | 298, 3 | 305 |
| ASIM2: | Asynchronous serial interface mode register 2 | 298, 3 | 305 |
| ASIS1: | Asynchronous serial interface status register 1 | | |
| ASIS2: | Asynchronous serial interface status register 2 | 300, 3 | 306 |
| [B] | | | |
| | Baud rate generator control register 1 | | |
| BRGC2: | Baud rate generator control register 2 | 301, 3 | 307 |
| [C] | | | |
| CC: | Oscillation mode selection register | | |
| CKS: | Clock output control register | | |
| | ROM correction address register H | | |
| CORAL: | ROM correction address register L | | |
| CORC: | ROM correction control register | | |
| CR00: | 16-bit capture/compare register 00 | | |
| CR01: | 16-bit capture/compare register 01 | | |
| CR10: | 8-bit compare register 10 | | |
| CR20: | 8-bit compare register 20 | | |
| CR50: CR60: | 8-bit compare register 50 | | |
| CR70: | 8-bit compare register 70 | | |
| CR80: | 8-bit compare register 80 | | |
| CRC0: | Capture/compare control register 0 | | |
| CSIIC0: | Interrupt control register | | |
| CSIM0: | Serial operation mode register 0 | | |
| CSIM1: | Serial operation mode register 0 | , , | |
| | Serial operation mode register 2 | | |
| [D] | | | |
| DACS0: | D/A conversion setting register 0 | | 286 |
| DACS1: | D/A conversion setting register 1 | | |
| DAM0: | D/A converter mode register 0 | | |
| DAM1: | D/A converter mode register 1 | | |
| [E] | | | |
| EBTS: | External bus type selection register | | 480 |
| EGN0: | External interrupt falling edge enable register | | 397 |
| EGP0: | External interrupt rising edge enable register | | 397 |
| FXAF: | External access status enable register | ı | 512 |

| [1] | | |
|-------------------|---|----------|
| IIC0: | Serial shift register | 335, 346 |
| IICC0: | I ² C bus control register | 336 |
| IICS0: | I ² C bus status register | 341 |
| IMC: | Interrupt mode control register | 413 |
| IMS: | Internal memory size switching register | 80 |
| ISPR: | In-service priority register | 412 |
| [K] | | |
| KRIC: | Interrupt control register | 409 |
| [M] | | |
| MK0H: | Interrupt mask register 0H | |
| MK0L: | Interrupt mask register 0L | |
| MK1H: | Interrupt mask register 1H | |
| MK1L: | Interrupt mask register 1L | |
| MM: | Memory expansion mode register | 479 |
| [O] OSTS: | Oscillation stabilization time specification register | 111 522 |
| 0313. | Oscillation stabilization time specification register | 111, 322 |
| [P] P0: | Port 0 | 122 |
| P1: | Port 1 | |
| P10: | Port 10 | |
| P12: | Port 12 | |
| P13: | Port 13 | |
| P2: | Port 2 | |
| P3: | Port 3 | |
| P4: | Port 4 | |
| P5: | Port 5 | |
| P6: | Port 6 | |
| P7: | Port 7 | |
| P8: | Port 8 | |
| P9: | Port 9 | |
| PCS: | Clock status register | |
| PF2: | Port function control register | |
| PIC0: | Interrupt control register | |
| PIC1: | Interrupt control register | |
| PIC2: | Interrupt control register | |
| PIC3: | Interrupt control register | |
| PIC4: | Interrupt control register | |
| PIC5: | Interrupt control register | |
| PIC6: | Interrupt control register | |
| PM0: | Port 0 mode register | |
| PM10: | Port 10 mode register | |
| PM12: | Port 12 mode register | |
| PM13: | Port 13 mode register | |
| | | |

| PM2: | Port 2 mode register | 144, 393, 396 |
|---------|--|---------------|
| PM3: | Port 3 mode register | 144 |
| PM4: | Port 4 mode register | 144 |
| PM5: | Port 5 mode register | 144 |
| PM6: | Port 6 mode register | 144 |
| PM7: | Port 7 mode register | 144 |
| PM8: | Port 8 mode register | 144 |
| PM9: | Port 9 mode register | 144 |
| PRM0: | Prescaler mode register 0 | 171 |
| PRM1: | Prescaler mode register 1 | 201 |
| PRM2: | Prescaler mode register 2 | 201 |
| PRM5: | Prescaler mode register 5 | 222 |
| PRM6: | Prescaler mode register 6 | 222 |
| PRM7: | Prescaler mode register 7 | 243 |
| PRM8: | Prescaler mode register 8 | 243 |
| PSW: | Program status word | 82, 416 |
| PU0: | Pull-up resistor option register 0 | 147 |
| PU10: | Pull-up resistor option register 10 | 147 |
| PU12: | Pull-up resistor option register 12 | 147 |
| PU2: | Pull-up resistor option register 2 | 147 |
| PU3: | Pull-up resistor option register 3 | 147 |
| PU7: | Pull-up resistor option register 7 | 147 |
| PU8: | Pull-up resistor option register 8 | 147 |
| PUO: | Pull-up resistor option register | 147 |
| PWC1: | Programmable wait control register 1 | 480 |
| [R] | | |
| RTBH: | Real-time output buffer register H | 153 |
| RTBL: | Real-time output buffer register L | 153 |
| RTPC: | Real-time output port control register | 155 |
| RTPM: | Real-time output port mode register | 154 |
| RX1: | Receive shift register 1 | 297 |
| RX2: | Receive shift register 2 | 297 |
| RXB1: | Receive buffer register 1 | 297 |
| RXB2: | Receive buffer register 2 | 297 |
| [S] | | |
| | Interrupt control register | |
| SERIC2: | Interrupt control register | 408 |
| SIO0: | Serial I/O shift register 0 | |
| SIO1: | Serial I/O shift register 1 | |
| SIO2: | Serial I/O shift register 2 | |
| SNMI: | Interrupt selection control register | 415 |
| SPRM0: | Prescaler mode register for serial clock | |
| SRIC1: | Interrupt control register | |
| SRIC2: | Interrupt control register | |
| STBC: | Standby control register | 107, 414 |
| STIC1: | Interrupt control register | 408 |
| STIC2: | Interrupt control register | 408 |
| SVA0: | Slave address register | 335 346 |

| נין | | |
|---------|--------------------------------------|----------|
| TM0: | 16-bit timer counter 0 | 163 |
| TM1: | 8-bit timer counter 1 | 197 |
| TM2: | 8-bit timer counter 2 | 197 |
| TM5: | 8-bit timer counter 5 | 218 |
| TM6: | 8-bit timer counter 6 | 218 |
| TM7: | 8-bit timer counter 7 | 239 |
| TM8: | 8-bit timer counter 8 | 239 |
| TMC0: | 16-bit timer mode control register | 166 |
| TMC1: | 8-bit timer mode control register 1 | 198 |
| TMC2: | 8-bit timer mode control register 2 | 198 |
| TMC5: | 8-bit timer mode control register 5 | 219 |
| TMC6: | 8-bit timer mode control register 6 | 219 |
| TMC7: | 8-bit timer mode control register 7 | 240 |
| TMC8: | 8-bit timer mode control register 8 | 240 |
| TMIC00: | Interrupt control register | 408 |
| TMIC01: | Interrupt control register | 408 |
| TMIC1: | Interrupt control register | 409 |
| TMIC2: | Interrupt control register | 409 |
| TMIC3: | Interrupt control register | 408 |
| TMIC5: | Interrupt control register | 409 |
| TMIC6: | Interrupt control register | 409 |
| TMIC7: | Interrupt control register | 409 |
| TMIC8: | Interrupt control register | 409 |
| TOC0: | 16-bit timer output control register | 169 |
| TXS1: | Transmit shift register 1 | 297 |
| TXS2: | Transmit shift register 2 | 297 |
| [W] | | |
| WDM: | Watchdog timer mode register | 264, 414 |
| WDTIC: | Interrupt control register | 407 |
| WTIC: | Interrupt control register | 409 |
| WTM: | Watch timer mode control register | 259 |

APPENDIX E REVISION HISTORY

(1/7)

| Edition | Major Revised Contents from Previous Version | Location |
|-------------|---|--------------------------------------|
| 2nd edition | Combination of manuals of μPD784216A/784216AY Subseries and μPD784218A/784218AY Subseries with following part numbers changed: Before change: μPD784217, 784218, 784217Y, 784218Y, 78F4218, 78F4218Y After change: μPD784217A, 784218A, 784217AY, 784218AY, 78F4218A, 78F4218AY Products covered μPD784214A, 784215A, 784216A, 784217AY, 784218AY, 784214AY, 784215AY, 784216AY, 784217AY, 784218AY, 78F4216A, 78F4216A, 78F4216AY, 784218AY | Throughout |
| | Change of power supply voltage | CHAPTER 1 OVERVIEW |
| | Modification of Table 2-1 I/O Circuit Type for Each Pin and Handling Unused Pins | CHAPTER 2 PIN FUNCTIONS |
| | Modification of Figure 2-1 Pin I/O Circuit | |
| | Modification of Figure 3-7 Internal Memory Size Switching Register (IMS) Format | CHAPTER 3 CPU ARCHITECTURE |
| | Modification of Table 3-7 Special Function Register (SFR) List | |
| | Modification of text in (1) Main system clock oscillator | CHAPTER 4 CLOCK GENERATOR |
| | Modification of Figure 4-1 Block Diagram of Clock Generator | |
| | Modification of Figure 4-2 Standby Control Register (STBC) Format | |
| | Modification of Figure 4-4 Clock Status Register (PCS) Format | |
| | Change of Caution in 5.2.1 Port 0 | CHAPTER 5 PORT FUNCTIONS |
| | Modification of Figure 5-2 Block Diagram of P00 to P06 | |
| | Modification of Figure 5-3 Block Diagram of P10 to P17 | |
| | Modification of Figures 5-4 to 5-7 Block Diagrams of P20 to P27 | |
| | Modification of Figures 5-8 and 5-9 Block Diagrams of P30 to P37 | |
| | Modification of Figure 5-10 Block Diagram of P40 to P47 | |
| | Modification of Figure 5-11 Block Diagram of P50 to P57 | |
| | Modification of Figures 5-12 to 5-14 Block Diagrams of P60 to P67 | |
| | Modification of Figures 5-15 to 5-17 Block Diagrams of P70 to P72 | |
| | Modification of Figure 5-22 Block Diagram of P120 to P127 | |
| | Modification of Figure 5-23 Block Diagram of P130 and P131 | |
| | Addition of Caution to Figure 5-25 Pull-Up Resistor Option Register Format | |
| | Addition of Caution to Figure 6-4 Real-Time Output Port Control Register (RTPC) Format | CHAPTER 6 REAL-TIME OUTPUT FUNCTIONS |
| | Modification of text in 6.5 Usage | |

(2/7)

| Edition | Major Revised Contents from Previous Version | | Loca | tion | |
|-------------|---|---------------------------|-------------|-------------|--|
| 2nd edition | Addition of Table 8-4 Valid Edge of Tl00 Pin and Capture Trigger of CR01 | CHAPTER 8 16-BIT TIMER/EV | TIMER/EVENT | | |
| | Modification of Figure 8-4 Format of 16-Bit Timer Output Control Register (TOC0) | | | | |
| | Modification of Caution of Figure 8-5 Format of Prescaler Mode Register 0 (PRM0) | | | | |
| | Addition of Caution to Figure 8-12 Timing of Pulse Width Measurement with Free-Running Counter and One Capture Register (with Both Edges Specified) | | | | |
| | Addition of Caution to Figure 8-15 Timing of Pulse Width Measurement with Free-Running Counter (with Both Edges Specified) | | | | |
| | Addition of Caution to Figure 8-17 Timing of Pulse Width Measurement with Free-Running Counter and Two Capture Registers (with Rising Edge Specified) | | | | |
| | Addition of Caution to Figure 8-19 Timing of Pulse Width Measurement by Restarting (with Rising Edge Specified) | - | | | |
| | Modification of text in 8.4.4 Operation as external event counter | | | | |
| | Addition of Caution 2 to 8.4.6 Operation as one-shot pulse output | | | | |
| | Addition of Caution 2 to Figure 8-26 Timing of One-Shot Pulse Output Operation with Software Trigger | | | | |
| | Modification of Caution in (3) One-shot pulse output with external trigger | | | | |
| | Addition of Caution 2 to Figure 8-28 Timing of One-Shot Pulse Output Operation with External Trigger (with Rising Edge Specified) | | | | |
| | Addition of (6) Cautions on edge detection | | | | |
| | Addition of (7) Trigger for one-shot pulse | | | | |
| | Change of Figure 9-1 Block Diagram of 8-Bit Timer/Event Counter 1, 2 | CHAPTER 9 COUNTER 1 | | FIMER/EVENT | |
| | Modification of Caution in (1) 8-bit timer counter 1, 2 (TM1, TM2) | | | | |
| | Modification of Caution in (2) 8-it compare register 1, 2 (CR10, CR20) | | | | |
| | Modification of text in (1) 8-bit timer mode control register 1, 2 (TMC1, TMC2) | | | | |
| | Change of Figure 9-2 Format of 8-Bit Timer Mode Control Register 1 (TMC1) | | | | |
| | Change of Figure 9-3 Format of 8-Bit Timer Mode Control Register 2 (TMC2) | | | | |
| | Addition of Caution 3 to Figure 9-4 Format of Prescaler Mode Register 1 (PRM1) | | | | |
| | Addition of Caution 3 to Figure 9-5 Format of Prescaler Mode Register 2 (PRM2) | | | | |
| | Modification of setting method in 9.4.3 Operation as square wave output (8-bit resolution) | | | | |
| | Modification of setting method in 9.4.4 Operation as 8-bit PWM output | | | | |

(3/7)

| Edition | Major Revised Contents from Previous Version | Location |
|-------------|---|---|
| 2nd edition | Change of Figure 9-8 Timing of PWM Output | CHAPTER 9 8-BIT TIMER/EVENT |
| | Modification of Caution 4 in 9.4.5 Operation as internal timer (16-bit operation) | COUNTER 1, 2 |
| | Modification of text in (3) TM1, TM2 read out during timer operation in 9.5 Cautions | |
| | Change of Figure 10-1 Block Diagram of 8-Bit Timer/Event Counter 5, 6 | CHAPTER 10 8-BIT TIMER/EVENT COUNTER 5, 6 |
| | Modification of Caution in (1) 8-bit timer counter 5, 6 (TM5, TM6) | |
| | Modification of Caution in (2) 8-bit compare register 5, 6 (CR50, CR60) | |
| | Modification of text in (1) 8-bit timer mode control register 5, 6 (TMC5, TMC6) | |
| | Change of Figure 10-2 Format of 8-Bit Timer Mode Control Register 5 (TMC5) | |
| | Change of Figure 10-3 Format of 8-Bit Timer Mode Control Register 6 (TMC6) | |
| | Addition of Caution 3 to Figure 10-4 Format of Prescaler Mode Register 5 (PRM5) | |
| | Addition of Caution 3 to Figure 10-5 Format of Prescaler Mode Register 6 (PRM6) | |
| | Modification of setting method in 10.4.3 Operation as square wave output (8-bit resolution) | |
| | Modification of setting method in 10.4.4 Operation as 8-bit PWM output | |
| | Change of Figure 10-8 Timing of PWM Output | |
| | Modification of Caution 4 in 10.4.5 Operation as internal timer (16-bit operation) | |
| | Modification of text in (3) TM5, TM6 read out during timer operation in 10.5 Cautions | |
| | Changer of Figure 11-1 Block Diagram of 8-Bit Timer/Event Counter 7, 8 | CHAPTER 11 8-BIT TIMER/EVENT COUNTER 7, 8 |
| | Modification of Caution in (1) 8-bit timer counter 7, 8 (TM7, TM8) | |
| | Modification of Caution in (2) 8-bit compare register 7, 8 (CR70, CR80) | |
| | Modification of text in (1) 8-bit timer mode control register 7, 8 (TMC7, TMC8) | |
| | Change of Figure 11-2 Format of 8-Bit Timer Mode Control Register 7 (TMC7) | |
| | Change of Figure 11-3 Format of 8-Bit Timer Mode Control Register 8 (TMC8) | |
| | Addition of Caution 3 to Figure 11-4 Format of Prescaler Mode Register 7 (PRM7) | |
| | Addition of Caution 3 to Figure 11-5 Format of Prescaler Mode Register 8 (PRM8) | |
| | Modification of setting method in 11.4.3 Operation as square wave output (8-bit resolution) | |

(4/7)

| | | (4//) |
|-------------|--|--|
| Edition | Major Revised Contents from Previous Version | Location |
| 2nd edition | Modification of setting method in 11.4.4 Operation as 8-bit PWM output | CHAPTER 11 8-BIT TIMER/EVENT COUNTER 7, 8 |
| | Change of Figure 11-8 Timing of PWM Output | |
| | Modification of Caution 4 in 11.4.5 Operation as interval timer (16-bit operation) | |
| | Modification of text in (3) TM7, TM8 read out during timer operation in 11.5 Cautions | |
| | Addition of Figure 12-1 Block Diagram of Watch Timer | CHAPTER 12 WATCH TIMER |
| | Addition of Caution to Figure 12-2 Format of Watch Timer Mode Control Register (WTM) | |
| | Addition of Caution to Table 12-3 Interval Time of Interval Timer | |
| | Modification of Figure 12-3 Operation Timing of Watch Timer/ Interval Timer | |
| | Modification of Figure 13-1 Watchdog Timer Block Diagram | CHAPTER 13 WATCHDOG TIMER |
| | Modification of text in 13.3.2 Interrupt priority order | |
| | Modification of Figure 14-1 A/D Converter Block Diagram | CHAPTER 14 A/D CONVERTER |
| | Modification of Figure 14-2 A/D Converter Mode Register (ADM) Format | |
| | Addition of Caution to 14.4.1 Basic operation of A/D converter | |
| | Addition of Note to Figure 14-6 A/D Conversion Operation by Hardware Start (with Falling Edge Specified) | |
| | Addition of Note to Figure 14-7 A/D Conversion Operation by Software Start | |
| | Change of Figure 14-8 Method to Reduce Current Consumption in Standby Mode | |
| | Addition of Note to Figure 14-10 A/D Conversion End Interrupt Generation Timing | |
| | Addition of an item (14) to 14.5 Cautions | |
| | Addition of Figure 14-15 Internal Equivalence Circuit of ANI0 to ANI7 Pins | |
| | Addition of Table 14-2 Resistance and Capacitance Values for Equivalence Circuits (Reference Values) | |
| | Addition of Figure 14-16 Example of Circuit When Signal Source Impedance Is High | |
| | Addition of Table 17-2 Serial Interface Operation Mode Settings | CHAPTER 17 ASYNCHRONOUS |
| | Modification of Figure 17-2 Block Diagram in Asynchronous Serial Interface Mode | SERIAL INTERFACE/3-WIRE SERIAL I/O |
| | Addition of Caution 2 to Figure 17-5 Baud Rate Generator Control Registers 1, 2 (BRGC1, BRGC2) Format | |
| | Modification of equation of baud rate | |
| | Modification of Table 17-4 Relationship Between Main System Clock and Baud Rate | |
| | Modification of Caution of the procedure in the case of UART transmission | |
| | | |

(5/7)

| Edition | Major Revised Contents from Previous Version | Location |
|--------------|---|--|
| 2nd edition | Modification of Note of Table 17-6 Bit Rate and Pulse Width | CHAPTER 17 ASYNCHRONOUS |
| Zila edition | Values | SERIAL INTERFACE/3-WIRE SERIAL |
| | Addition of Note 2 to Figure 17-13 Serial Operation Mode Registers 1, 2 (CSIM1, CSIM2) Format | 1/0 |
| | Addition of Note 2 to Figure 17-15 Serial Operation Mode Registers 1, 2 (CSIM1, CSIM2) Format | |
| | Modification of Figure 18-1 Block Diagram of Clocked Serial Interface (in 3-Wire Serial I/O Mode) | CHAPTER 18 3-WIRE SERIAL I/O MODE |
| | Addition of Caution to Figure 18-2 Serial Operation Mode Register 0 (CSIM0) Format | |
| | Addition of Caution to Figure 18-4 Serial Operation Mode Register 0 (CSIM0) Format | |
| | Modification of Figure 19-1 Serial Bus Configuration Example in I ² C Bus Mode | CHAPTER 19 I ² C BUS MODE (μPD784216AY, 784218AY SUBSERIES |
| | Modification of Figure 19-3 I ² C Bus Control Register (IICC0) Format | ONLY) |
| | Modification of Figure 19-5 Format of Prescaler Mode Register for Serial Clock (SPRM0) | |
| | Change of values of Table 19-2 INTICO Generation Timing and Wait Control | |
| | Change of values of Table 19-5 Wait Times | |
| | Addition of Figure 22-2 Block Diagram of P00 to P06 Pins | CHAPTER 22 EDGE DETECTION FUNCTION |
| | Addition of Remark 3 to Table 23-2 Interrupt Request Sources | CHAPTER 23 INTERRUPT |
| | Modification of Figure 23-32 Stepping Motor Open Loop Control by Real-Time Output Port | FUNCTIONS |
| | Modification of Figure 23-33 Data Transfer Control Timing | |
| | Modification of Figure 23-36 Automatic Addition Control + Ring Control Block Diagram 1 (When Output Timing Varies with 1-2-Phase Excitation) | |
| | Modification of Figure 23-37 Automatic Addition Control + Ring Control Timing Diagram 1 (When Output Timing Varies with 1-2-Phase Excitation) | |
| | Modification of Figure 23-38 Automatic Addition Control + Ring Control Block Diagram 2 (1-2-Phase Excitation Constant-Velocity Operation) | |
| | Modification of Figure 23-39 Automatic Addition Control + Ring Control Timing Diagram 2 (1-2-Phase Excitation Constant-Velocity Operation) | |
| | Modification of 23.13 Cautions | |
| | Modification of programmable wait control register 2 (PWC2) of incircuit emulator | CHAPTER 24 LOCAL BUS INTERFACE FUNCTIONS |
| | Addition of Figure 24-4 Memory Map of μPD784214A | |
| | Addition of Figure 24-5 Memory Map of μPD784215A | |
| | Addition of Figure 24-6 Memory Map of μPD784216A | |

(6/7)

| | , | | (6/7 |
|-------------|---|-------------------------|--|
| Edition | Major Revised Contents from Previous Version | | Location |
| 2nd edition | Modification of Figure 24-12 Read Modify Write Timing for External Memory in Multiplexed Bus Mode | CHAPTER 24 FUNCTIONS | LOCAL BUS INTERFACE |
| | Modification of Figure 24-16 Read Modify Write Timing for External Memory in Separate Bus Mode | | |
| | Modification of Figure 24-17 Read/Write Timing by Address Wait Function | | |
| | Modification of Table 24-5 P37/EXA Pin Status During Each Mode | | |
| | Modification of Table 25-2 Operating States in HALT Mode | CHAPTER 25 | STANDBY FUNCTION |
| | Modification of (5) of Figure 25-5 Operation After HALT Mode Release | | |
| | Modification of Caution in 25.4.1 Settings and operating states of STOP mode | | |
| | Modification of Figure 25-12 Setting Timing for Subsystem Clock Operation | | |
| | Modification of Figure 25-6 Operation After STOP Mode Release | | |
| | Modification of Figure 25-7 Releasing STOP Mode by NMI Input | | |
| | Modification of Figure 25-8 Example of Releasing STOP Mode by INTP0 to INTP6 Inputs | | |
| | Modification of Table 25-7 Operating States in IDLE Mode | | |
| | Addition of (5) to Figure 25-9 Operation After IDLE Mode Release | | |
| | Modification of address of Figure 25-11 Flow for Setting Subsystem Clock Operation | | |
| | Modification of address of Figure 25-12 Setting Timing for Subsystem Clock Operation | | |
| | Modification of address of Figure 25-13 Flow to Restore Main System Clock Operation | | |
| | Modification of address Figure 25-14 Timing for Restoring Main System Clock Operation | | |
| | Modification of Table 25-9 Operating States in HALT Mode | | |
| | Modification of Table 25-10 Operating States in IDLE Mode | | |
| | Modification of Figure 26-1 Oscillation of Main System Clock in Reset Period | CHAPTER 26 | RESET FUNCTION |
| | Modification of Figure 26-2 Accepting Reset Signal | | |
| | Addition of chapter | _ | ROM CORRECTION , 784218AY SUBSERIES |
| | Modification of Table 28-1 Communication Protocols | CHAPTER 28 | FLASH MEMORY |
| | Modification of Figure 28-1 Communication Protocol Selection Format | | |
| | Modification of Table 28-2 Major Functions in Flash Memory Programming | | |
| | Addition of Figure 28-2 Connection of Flashpro III in 3-Wire Serial I/O Mode (When Using 3-Wire Serial I/O 0) | | |

(7/7)

| Edition | Major Revised Contents from Previous Version | Location | |
|---------------------------|---|---|--|
| 2nd edition | Addition of Figure 28-3 Connection of Flashpro III in 3-Wire Serial I/O Mode (When Using Handshake) | CHAPTER 28 FLASH MEMORY PROGRAMMING | |
| | Addition of Figure 28-4 Connection of Flashpro III in UART Mode (When Using UART) | | |
| 3rd edition | Update of 78K/IV PRODUCT LINEUP | CHAPTER 1 GENERAL | |
| | Modification of Figure 4-4 Clock Status Register (PCS) Format | CHAPTER 4 CLOCK GENERATOR | |
| | Modification of TMIC00 bit name in Figure 23-1 Interrupt Control Register (ICn) | CHAPTER 23 INTERRUPT FUNCTIONS | |
| | Modification of Figure 25-1 Standby Function State Transitions Modification of Table 25-5 Operating States in STOP Mode Modification of description in 25.4.2 (3) Releasing the STOP mode by RESET input Modification of description in 25.5.2 (3) Releasing the IDLE mode by RESET input Modification of description in 25.6 (5) A/D converter Modification of description in 25.7.3 (1) (b) (iii) Releasing the HALT mode by RESET input Modification of description in 25.7.3 (2) (a) Setting the IDLE mode and the operating states Modification of description in 25.7.3 (2) (b) (iii) Releasing the IDLE mode by RESET input | CHAPTER 25 STANDBY FUNCTION | |
| | Addition of chapter | CHAPTER 30 ELECTRICAL SPECIFICATIONS (PD784214A, 784215A, 784216A, 784217A, 784218A, 784214AY, 784215AY, 784216AY, 784217AY, 784218AY) | |
| | Addition of chapter | CHAPTER 31 ELECTRICAL SPECIFICATIONS (PD78F4216A, 78F4218A, 78F4216AY, 78F4218AY) | |
| | Addition of chapter | CHAPTER 32 PACKAGE DRAWINGS | |
| | Addition of chapter | CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS | |
| | Addition of SP78K4 to B.1 Language Processing Software, modification of description in Remark Addition and modification of description in B.3.1 Hardware Modification of description in Remark in B.3.2 Software Addition of B.4 Cautions on Designing Target System | APPENDIX B DEVELOPMENT TOOLS | |
| | Modification of description | APPENDIX C EMBEDDED SOFTWARE | |
| 3rd edition | Modification of 1.2 Ordering Information | CHAPTER 1 OVERVIEW | |
| (Modification Version) | Addition of lead-free products to CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS | CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS | |