

3.3V CMOS 16-BIT TRANSPARENT LATCH

IDT74FCT163373A/C

FEATURES:


- 0.5 MICRON CMOS Technology
- Typical tSK(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range, or Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µ W typ. static)
- · Rail-to-rail output swing for increased noise margin
- Low Ground Bounce (0.3V typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V components
- Available in SSOP and TSSOP packages

DESCRIPTION:


The FCT163373 16-bit transparent D-type latches are built using advanced dual metal CMOS technology. These high-speed, low-power latches are ideal for temporary storage of data. They can be used for implementing memory address latches, I/O ports, and bus drivers. The Output Enable and Latch Enable controls are organized to operate each device as two 8-bit latches or one 16-bit latch. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The inputs of FCT163373 can be driven from either 3.3V or 5V devices. This feature allows the use of these transparent latches as translators in a mixed 3.3V/5V supply system. With xLE inputs high, the FCT163373 can be used as a buffer to connect 5V components to a 3.3V bus.

FUNCTIONAL BLOCK DIAGRAM



TO SEVEN OTHER CHANNELS




TO SEVEN OTHER CHANNELS

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

PIN CONFIGURATION



SSOP/ TSSOP TOP VIEW

INDUSTRIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	–0.5 to 7	V
VTERM ⁽⁴⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-60 to +60	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. Input terminals.

4. Outputs and I/O terminals.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
xDx Data Inputs	
xLE Latch Enable Input (Active HIGH)	
x OE Output Enable Input (Active LOW)	
x O x 3-State Outputs	

FUNCTION TABLE⁽¹⁾

	Outputs		
xDx	xLE	xOE	xBx
Н	Н	L	Н
L	Н	L	L
Х	L	L	O ⁽²⁾
Х	Х	Н	Z

NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High-Impedance

2. Output level before the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Industrial: $TA = -40^{\circ}C$ to $+85^{\circ}C$, Vcc = 2.7V to 3.6V

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	—	5.5	V
	Input HIGH Level (I/O pins)			2	—	Vcc+0.5	
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	_	0.8	V
Ін	Input HIGH Current (Input pins)	Vcc = Max.	VI = 5.5V	_	_	±1	
	Input HIGH Current (I/O pins)		VI = VCC	_	—	±1	μA
lil	Input LOW Current (Input pins)		VI = GND	_	_	±1	
	Input LOW Current (I/O pins)		VI = GND	_	_	±1	
Іогн	High Impedance Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μA
Iozl	(3-State Output pins)		Vo = GND	_	_	±1	
Vik	Clamp Diode Voltage	Vcc = Min., Iıℕ = −18mA	•	_	-0.7	-1.2	V
Іодн	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO =	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾		-60	-110	mA
IODL	Output LOW Current	VCC = 3.3V, VIN = VIH or VIL, VO =	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾		90	200	mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = -0.1mA	Vcc-0.2	—	—	
		VIN = VIH or VIL	Іон = –3mA	2.4	3	—	V
		Vcc = 3V VIN = VIH or VIL	Іон = —8mA	2.4(5)	3	—	
Vol	Output LOW Voltage	Vcc = Min.	IOL = 0.1mA	-	—	0.2	
		VIN = VIH or VIL	IOL = 16mA	-	0.2	0.4	
			IOL = 24mA	—	0.3	0.55	V
		Vcc = 3V VIN = VIH or VIL	Iol = 24mA	_	0.3	0.5	
los	Short Circuit Current ⁽⁴⁾	Vcc = Max., Vo = GND ⁽³⁾		-60	-135	240	mA
Vн	Input Hysteresis	_		_	150	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = Max. VIN = GND or Vcc		-	0.1	10	μA

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. This parameter is guaranteed but not tested.

5. VOH = VCC-0.6V at rated current.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Condition	Test Conditions ⁽¹⁾		Typ. ⁽²⁾	Max.	Unit
Alcc	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. VIN = Vcc -0.6V ⁽³⁾		-	2	30	μA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open xOE = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	-	50	75	μΑ/ MHz
fi = 10Mi 50% Du		Vcc = Max., Outputs Open fi = 10MHz 50% Duty Cycle xOE = GND	VIN = VCC VIN = GND	-	0.5	0.8	mA
		xUE = GND xLE = Vcc One Bit Toggling	VIN = VCC -0.6V VIN = GND	-	0.5	0.8	
		Vcc = Max., Outputs Open fi = 2.5MHz 50% Duty Cycle	VIN = VCC VIN = GND	-	2	3 ⁽⁵⁾	
		xOE = GND xLE = Vcc Sixteen Bits Toggling	VIN = VCC -0.6V VIN = GND	-	2	3.3 ⁽⁵⁾	

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.

- 2. Typical values are at Vcc = 3.3V, $+25^{\circ}C$ ambient.
- 3. Per TTL driven input; all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - IC = ICC + DICC DHNT + ICCD (fCPNCP/2 + fiNi)
 - Icc = Quiescent Current (IccL, IccH and Iccz)
 - ΔIcc = Power Supply Current for a TTL High Input
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - NCP = Number of Clock Inputs at fCP
 - fi = Input Frequency
 - Ni = Number of Inputs at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE(1)

			FCT1	63373A	FCT16	3373C	
Symbol	Parameter	Condition ⁽²⁾	Min. ⁽³⁾	Max.	Min. ⁽³⁾	Max.	Unit
tPLH	Propagation Delay	CL = 50pF	1.5	5.2	1.5	4.2	ns
t PHL	xDx to xOx	RL = 500Ω					
tPLH .	Propagation Delay		2	8.5	2	5.5	ns
t PHL	xLE to xOx						
tpzh	Output Enable Time]	1.5	6.5	1.5	5.5	ns
tPZL							
tPHZ	Output Disable Time]	1.5	5.5	1.5	5	ns
tPLZ							
tsu	Set-up Time HIGH or LOW, xDx to xLE		2	-	2	—	ns
tΗ	Hold Time HIGH or LOW, xDx to xLE]	1.5	-	1.5	—	ns
tw	xLE Pulse Width HIGH]	5	_	5	_	ns
tsk(o)	Output Skew ⁽⁴⁾]	—	0.5	-	0.5	ns

NOTES:


1. Propagation Delays and Enable/Disable times are with Vcc = 3.3V ±0.3V, Normal Range. For Vcc = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.

2. See test circuit and waveforms.


3. Minimum limits are guaranteed but not tested on Propagation Delays.

4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.


IDT74FCT163373A/C 3.3V CMOS 16-BITTRANSPARENT LATCH



Test Circuits for All Outputs



Set-up, Hold, and Release Times



Propagation Delay

INDUSTRIAL TEMPERATURE RANGE


SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width




Enable and Disable Times

NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 3. if Vcc is below 3V, input voltage swings should be adjusted not to exceed Vcc.

ORDERING INFORMATION



Datasheet Document History

09/10/09 Pg.7 Updated the ordering information by removing the "IDT" notation and non RoHS part.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>