

# FET Input Analog Front End with ADC Driver

# Data Sheet **[ADA4350](http://www.analog.com/ADA4350?doc=ADA4350.PDF)**

# <span id="page-0-0"></span>**FEATURES**

**Low noise, low input bias current FET input amplifier Very low input bias current: ±0.25 pA typical at 25°C Low input voltage noise 92 nV/√Hz typical at 10 Hz at 5 V 5 nV/√Hz typical at 100 kHz at ±5 V Gain bandwidth product: 175 MHz Input capacitance 3 pF typical, differential mode 2 pF typical, common mode Integrated gain switching Sampling and feedback switch off leakage: ±0.5 pA typical Worst case tON/tOFF times: 105 ns typical/65 ns typical Integrated analog-to-digital converter (ADC) driver Differential mode and single-ended mode Adjustable output common-mode voltage −5 V to +3.8 V typical for ±5 V supply Wide output voltage swing: ±4.8V minimum for ±5 V supply Linear output current: 18 mA rms typical for ±5 V supply SPI or parallel switch control of all functions Wide operating range: 3.3 V to 12 V Quiescent current: 8.5 mA typical (±5 V full system)** 

## <span id="page-0-1"></span>**APPLICATIONS**

<span id="page-0-3"></span>**Current to voltage (I to V) conversions Photodiode preamplifiers Chemical analyzers Mass spectrometry Molecular spectroscopy Laser/LED receivers Data acquisition systems**

## <span id="page-0-2"></span>**GENERAL DESCRIPTION**

Th[e ADA4350](http://www.analog.com/ADA4350?doc=ADA4350.PDF) is an analog front end for photodetectors or other sensors whose output produces a current proportional to the sensed parameter or voltage input applications where the system requires the user to select between very precise gain levels to maximize the dynamic range.

Th[e ADA4350](http://www.analog.com/ADA4350?doc=ADA4350.PDF) integrates a FET input amplifier, a switching network, and an ADC driver with all functions controllable via a serial peripheral interface (SPI) or parallel control logic into a single IC. The FET input amplifier has very low voltage noise and current noise making it an excellent choice to work with a wide range of photodetectors, sensors, or precision data acquisition systems.

Its switching network allows the user individual selection of up to six different, externally configurable feedback networks; by using external components for the feedback network, the user can more easily match the system to their desired photodetector or sensor capacitance. This feature also allows the use of low thermal drift resistors, if required.

The design of the switches minimizes error sources so that they add virtually no error in the signal path. The output driver can be used in either single-ended or a differential mode and is ideal for driving the input of an ADC.

The [ADA4350](http://www.analog.com/ADA4350?doc=ADA4350.PDF) can operate from a single +3.3 V supply or a dual ±5 V supply, offering user flexibility when choosing the polarity of the detector. It is available in a Pb-free, 28-lead TSSOP package and is specified to operate over the −40°C to +85°C temperature range.

Multifunction pin names may be referenced by their relevant function only.



### <span id="page-0-4"></span>**Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADA4350.pdf&product=ADA4350&rev=B)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2015–2016 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

# **ADA4350**

# **TABLE OF CONTENTS**



# <span id="page-1-0"></span>**REVISION HISTORY**



# $12/15$ –Rev. 0 to Rev. A



### 4/15-Revision 0: Initial Version



# <span id="page-2-0"></span>**SPECIFICATIONS**

# <span id="page-2-1"></span>**±5 V FULL SYSTEM**

T<sub>A</sub> = 25°C, +V<sub>S</sub> = +5 V, -V<sub>S</sub> = -5 V, R<sub>L</sub> = 1 kΩ differential, unless otherwise specified.



# <span id="page-3-0"></span>**±5 V FET INPUT AMPLIFIER**

T<sub>A</sub> = 25°C, +V<sub>S</sub> = +5 V, -V<sub>S</sub> = -5 V, R<sub>L</sub> = 1 k $\Omega$ , unless otherwise specified.

### **Table 2.**



# <span id="page-4-0"></span>**±5 V INTERNAL SWITCHING NETWORK AND DIGITAL PINS**

 $T_A = 25^{\circ}C$ , +Vs = +5 V, -Vs = -5 V, unless otherwise specified. See [Figure 1 f](#page-0-4)or feedback and sampling switches notation.



<sup>1</sup> When referring to a single function of a multifunction pin, only the portion of the pin name that is relevant to the specification is listed. For full pin names of multifunction pins, refer to th[e Pin Configuration and Function Descriptions](#page-15-0) section.

# <span id="page-5-0"></span>**±5 V ADC DRIVER**

T<sub>A</sub> = 25°C, +V<sub>S</sub> = +5 V, -V<sub>S</sub> = -5 V, unless otherwise specified. See [Figure 1 f](#page-0-4)or the P1 and M1 amplifiers. R<sub>L</sub> = 1 k $\Omega$  when differential, and  $R_{\text{L}}$  = 500  $\Omega$  when single-ended.



# <span id="page-6-0"></span>Data Sheet **ADA4350**



<sup>1</sup> P1 and M1 within this table refer to the amplifiers shown in Figure 1.

# <span id="page-7-0"></span>**5 V FULL SYSTEM**

T<sub>A</sub> = 25°C, +V<sub>S</sub> = 5 V, -V<sub>S</sub> = 0 V, R<sub>F</sub> = 1 kΩ differential, unless otherwise specified.

## **Table 5.**



# <span id="page-8-0"></span>**5 V FET INPUT AMPLIFIER**

 $T_A = 25\degree C$ , +V<sub>S</sub> = 5 V, -V<sub>S</sub> = 0 V, R<sub>L</sub> = 1 k $\Omega$ , unless otherwise specified.

# **Table 6.**



## <span id="page-9-0"></span>**5 V INTERNAL SWITCHING NETWORK AND DIGITAL PINS**

 $T_A = 25$ °C, +Vs = 5 V, -Vs = 0 V, unless otherwise specified. See [Figure 1 f](#page-0-4)or sampling and feedback switches position.



<sup>1</sup> When referring to a single function of a multifunction pin, only the portion of the pin name that is relevant to the specification is listed. For full pin names of multifunction pins, refer to th[e Pin Configuration and Function Descriptions](#page-15-0) section.

# <span id="page-10-0"></span>**5 V ADC DRIVER**

T<sub>A</sub> = 25°C, +V<sub>S</sub> = 5 V, -V<sub>S</sub> = 0 V, unless otherwise specified. See [Figure 1 f](#page-0-4)or the P1 and M1 amplifiers, R<sub>L</sub> = 1 kΩ when differential, and R<sub>L</sub> = 500 Ω when single-ended.



<span id="page-11-0"></span>

<sup>1</sup> P1 and M1 within this table refer to the amplifiers shown in Figure 1.

# <span id="page-12-0"></span>**TIMING SPECIFICATIONS**

All input signals are specified with  $t_R = t_F = 2$  ns (10% to 90% of DVDD) and timed from a voltage threshold level of V<sub>TH</sub> = 1.3 V at DVDD = 3.3 V or  $V_{TH}$  = 1.7 V at DVDD = 5 V. Guaranteed by characterization; not production tested. Se[e Figure 2 a](#page-12-1)nd [Figure 3.](#page-13-0)

### **Table 9.**



<sup>1</sup> When referring to a single function of a multifunction pin, only the portion of the pin name that is relevant to the specification is listed. For full pin names of multifunction pins, refer to th[e Pin Configuration and Function Descriptions](#page-15-0) section.

<sup>2</sup> This is while in daisy-chain mode and in readback mode.

<sup>3</sup> CL<sub>SDO</sub> is the capacitive load on the SDO output.

### **Timing Diagrams for Serial Mode**



<span id="page-12-1"></span>Figure 2. Write Operation

<span id="page-13-0"></span>

# <span id="page-14-0"></span>ABSOLUTE MAXIMUM RATINGS

### **Table 10.**



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### <span id="page-14-1"></span>**THERMAL RESISTANCE**

 $θ<sub>JA</sub>$  is specified for the worst case conditions, that is,  $θ<sub>JA</sub>$  is specified for a device soldered in a circuit board for surface-mount packages. [Table 11](#page-14-5) lists the  $\theta_{JA}$  for the ADA4350.

<span id="page-14-5"></span>**Table 11. Thermal Resistance**



## <span id="page-14-2"></span>**MAXIMUM POWER DISSIPATION**

The maximum safe power dissipation for th[e ADA4350](http://www.analog.com/ADA4350?doc=ADA4350.PDF) is limited by the associated rise in junction temperature  $(T_J)$  on the die. At approximately 150°C, which is the glass transition temperature, the properties of the plastic change. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the [ADA4350.](http://www.analog.com/ADA4350?doc=ADA4350.PDF) Exceeding a junction temperature of 175°C for an extended period can result in changes in silicon devices, potentially causing degradation or loss of functionality.

The power dissipated in the package  $(P_D)$  is the sum of the quiescent power dissipation and the power dissipated in the die due to the [ADA4350](http://www.analog.com/ADA4350?doc=ADA4350.PDF) output load drive.

The quiescent power dissipation is the voltage between the supply pins  $(\pm V_s)$  multiplied by the quiescent current (I<sub>s</sub>).

 $P_D = Quiescent Power + (Total Drive Power - Load Power)$ 

$$
P_D\,=\,\left(\pm\,V_S\times I_S\right) + \left(\frac{\pm\,V_S}{2}\times\frac{V_{OUT}}{R_L}\right) -\,\frac{\left.V_{OUT}\right.^2}{R_L}
$$

Consider rms output voltages. If  $R<sub>L</sub>$  is referenced to  $-V<sub>S</sub>$ , as in single-supply operation, the total drive power is  $+V_s \times I_{\text{OUT}}$ . If the rms signal levels are indeterminate, consider the worst case, when  $V_{\text{OUT}} = +V_s/4$  for  $R_L$  to midsupply for dual supplies and  $V_{\text{OUT}} = +V_{\text{S}}/2$  for single supply.

$$
P_D = \left( + V_s \times I_s \right) + \frac{\left( V_{OUT} \right)^2}{R_L}
$$

Airflow increases heat dissipation, effectively reducing  $\theta_{JA}$ . In addition, more metal directly in contact with the package leads and exposed pad from metal traces, through holes, ground, and power planes reduces  $θ$ <sub>IA</sub>.

[Figure 4](#page-14-4) shows the maximum safe power dissipation in the package vs. the ambient temperature on a JEDEC standard 4-layer board.  $\theta_{JA}$  values are approximations.



<span id="page-14-4"></span>Figure 4. Maximum Power Dissipation vs. Ambient Temperature for a 4-Layer Board

### <span id="page-14-3"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-15-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. Pin Configuration

### **Table 12. Pin Function Descriptions**



# <span id="page-16-0"></span>TYPICAL PERFORMANCE CHARACTERISITICS

# <span id="page-16-1"></span>**FULL SYSTEM**

These plots are for the full system, which includes the FET input amplifier, the switching network, and the ADC driver. Unless otherwise stated,  $R<sub>L</sub> = 1$  k $\Omega$  differential. For Vs =  $\pm$ 5 V, DVDD = +5 V, and for Vs = +5 V (or  $\pm$ 2.5 V), DVDD = +3.3 V.



Figure 8. Large Signal Step Response, G = −5 for Various Supplies



Figure 9. Harmonic Distortion vs. Frequency for Various Supplies, See Test Circuit i[n Figure 48](#page-25-2) 



Figure 10. Input Referred Voltage Noise vs. Frequency



Figure 11. Supply Current vs. Temperature at Different Modes





Figure 13. 0.1% Settling Time, See Test Circuit i[n Figure 49](#page-25-1)



Figure 14. Switch On-Resistance vs. Common-Mode Voltage at Switches for Various Temperature

# <span id="page-18-0"></span>**FET INPUT AMPLIFIER**

Unless otherwise stated,  $R_L = 1$  k $\Omega$ . For Vs = ±5 V, DVDD = +5 V, and for Vs = ±2.5 V, DVDD = +3.3 V.



Figure 15. Small Signal Frequency Response for Various Gains,  $V_S = \pm 5$  V, See Test Circuit Diagrams i[n Figure 50](#page-25-3) an[d Figure 51](#page-25-4)



Figure 16. Small Signal Frequency Response for Various Gains,  $V_s = 5 V$ , See Test Circuit Diagrams in [Figure 50](#page-25-3) an[d Figure 51](#page-25-4) 







Figure 18. Large Signal Frequency Response for Various Gains,  $V_5 = 5 V$ , See Test Circuit Diagrams i[n Figure 50](#page-25-3) an[d Figure 51](#page-25-4)



Figure 19. Large Signal Step Response for Various Supplies, G = −5



Figure 20. 0.1% Settling Time



# Data Sheet **ADA4350**





Figure 28. Output Overdrive Recovery when Used as an Amplifier

# <span id="page-21-0"></span>**ADC DRIVER**

Unless stated otherwise, R<sub>L</sub> = 1 kΩ differential, and R<sub>L</sub> = 500 Ω when single-ended. For V<sub>S</sub> = ±5 V, DVDD = +5 V, and for V<sub>S</sub> = +5 V (or ±2.5 V),  $DVDD = +3.3 V.$ 



Figure 31. Small Signal Frequency Response,  $V_s = \pm 5$  V





Figure 33. Large Signal Step Response (Single-Ended Output),  $V_S = \pm 5$  V



Figure 34. Large Signal Step Response (Differential Output),  $V_S = \pm 5$  V

# Data Sheet **ADA4350**



Figure 35. Large Signal Step Response (Single-Ended Output),  $V_s = \pm 2.5$  V



Figure 36. Large Signal Step Response (Differential Output),  $V_s = \pm 2.5$  V



Figure 37. Harmonic Distortion vs. Frequency

















Figure 44. Output Overdrive Recovery (M1 Only)



Figure 45. PSRR vs. Frequency (P1 Only)

# Data Sheet **ADA4350**



Figure 46. Input Referred Voltage Noise vs. Frequency, P1 Only, See Test Circuit Diagram i[n Figure 52](#page-25-5) 



Figure 47. Output Referred Voltage Noise vs. Frequency, P1 and M1, See Test Circuit Diagram i[n Figure 53](#page-25-6) 

# <span id="page-25-0"></span>TEST CIRCUITS

<span id="page-25-2"></span>

<span id="page-25-3"></span><span id="page-25-1"></span>

<span id="page-25-4"></span>Figure 51. Frequency Response for FET Input Amplifier, Inverting Gain Configuration

<span id="page-25-5"></span>

12417

<span id="page-25-6"></span>Figure 53. Output Referred Voltage Noise for P1 and M1

# <span id="page-26-1"></span><span id="page-26-0"></span>THEORY OF OPERATION **KELVIN SWITCHING TECHNIQUES**

Traditional gain selectable amplifiers use analog switches in a feedback loop to connect discrete external resistors and capacitors to the inverting input by selecting the appropriate feedback path. This approach introduces several errors due to the nonideal nature of the analog switches in the loop. For example, the on-resistance of the analog switch causes voltage and temperature dependent gain errors, while the leakage current causes offset errors, especially at high temperature. The Kelvin switching technique solves this problem by introducing two switches in each gain selection loop, one to connect the transimpedance/ op amp output to the feedback network, and the other to connect the feedback network output to the downstream components. [Figure 54](#page-26-2) shows a programmable gain transimpedance amplifier with Kelvin switching.



NOTES<br>1. S1A, S1B, S2A, AND S2B ARE THE ANALOG SWITCHES.<br>F<sub>rx</sub> ARE THE FEEDBACK RESISTORS SPECIFIC TO EACH<br>TRANSIMPEDANCE PATH. C<sub>FX</sub> ARE THE FEEDBACK CAPACITORS<br>SPECIFIC TO EACH TRANSIMPEDANCE PATH.

<span id="page-26-2"></span>Figure 54. Programmable Gain Transimpedance Amplifier with Kelvin Switching

Although this technique requires using twice as many switches, the voltage (Vx) in the center node is no longer switch dependent; it is only dependent on the current across the selected resistor (see Equation 1 through Equation 3).

$$
V_{OUT} = -I_{PHOTO} \times (R_{F2} + R_{SIB})
$$
\n<sup>(1)</sup>

$$
VI = V_{OUT} \times (R_{F2}/(R_{F2} + R_{SIB}))
$$
 (2)

Substituting Equation 1 into Equation 2,

$$
VI = -I_{PHOTO} \times R_{F2} \tag{3}
$$

where:

 $V<sub>OUT</sub>$  is the output of the first amplifier.

IPHOTO is the current from the photodiode. RF2 is the feedback resistor of Transimpedance Path 2.

 $R_{SIB}$  is the switch resistance of the S1B switch.

The switches shown on the right (S2A and S2B) i[n Figure 54](#page-26-2) only have a small output impedance and contribute negligible error if the amplifier drives a high impedance load. In the case of the [ADA4350,](http://www.analog.com/ADA4350?doc=ADA4350.PDF) the high impedance load is the integrated ADC driver.

12417-103

# <span id="page-27-1"></span><span id="page-27-0"></span>APPLICATIONS INFORMATION **CONFIGURING TH[E ADA4350](http://www.analog.com/ADA4350?doc=ADA4350.PDF)**

See the [EVAL-ADA4350RUZ-P](http://www.analog.com/EVAL-ADA4350?doc=ADA4350.PDF) user guide for details on the basic configuration of the [ADA4350,](http://www.analog.com/ADA4350?doc=ADA4350.PDF) and how to use the evaluation board. For more details on configuring the ADC driver in a different gain setting, see the [ADA4941-1](http://www.analog.com/ADA4941-1?doc=ADA4350.pdf) data sheet.

The gain settings of th[e ADA4350](http://www.analog.com/ADA4350?doc=ADA4350.PDF) can be chosen via the SPI interface or manually through a 5-lead DIP switch.

### <span id="page-27-2"></span>**SELECTING THE TRANSIMPEDANCE GAIN PATHS MANUALLY OR THROUGH THE PARALLEL INTERFACE**

In the manual mode (or parallel mode), only five out of the six transimpedance paths can be accessed (FB0 to FB4). [Figure 55](#page-27-4) shows the simplified schematics of th[e ADA4350](http://www.analog.com/ADA4350?doc=ADA4350.PDF) and the positions of FB0 to FB4. In this example, the first two feedback paths (FB0 and FB1) are configured as two different transimpedance gain paths.

To operate in manual mode or in parallel mode, set the EN pin (Pin 16) and the MODE pin (Pin 17) to Logic 1. In this mode, Pin 19 to Pin 23 represent P0 through P4, respectively. To select one gain, set the corresponding Px pin to Logic 1, and set all other Px pins to Logic 0[. Table 13](#page-27-5) shows the relationship between the gain select switches (P0 through P4) and the gain path selected.

Setting more than one Px pin to Logic 1 results in connecting the selected gain paths in parallel.

<span id="page-27-5"></span>



### <span id="page-27-3"></span>**SELECTING THE TRANSIMPEDANCE GAIN PATHS THROUGH THE SPI INTERFACE (SERIAL MODE)**

For serial mode operation, set the EN pin (Pin 16) to Logic 1 and the MODE pin (Pin 17) to Logic 0. In serial mode, Pin 19 is LATCH, Pin 20 is SCLK, Pin 21 is SDO, Pin 22 is SDI, and Pin 23 is CS. Serial mode operation uses a 24-bit command to configure each individual switch, S0 through S11, as well as additional options. [Table 14](#page-28-0) shows the 24-bit map used in serial mode operation. [Table 15](#page-28-1) shows the example codes that select the various transimpedance gain paths.

Multifunction pin names may be referenced by their relevant function only.



<span id="page-27-4"></span>Figure 55. Simplified Schematic

<span id="page-28-0"></span>



<sup>1</sup> The optional internal 1 pF feedback capacitor provides a quick and convenient way to compensate the TIA when using a high value feedback resistor (>1 MΩ).

### <span id="page-28-1"></span>**Table 15. Serial Mode Operation**



## <span id="page-29-0"></span>**SPICE MODEL**

The SPICE model only supports parallel mode operation. Pin P5 enables parallel mode and allows full switching network functionality.

The EN and MODE inputs are internally set to high and low, respectively, and are not accessible in this model. [Figure 56](#page-29-1) shows the recommended symbol pins when creating the [ADA4350](http://www.analog.com/ADA4350?doc=ADA4350.PDF) symbol in the SPICE simulator.



Figure 56. Recommended Symbol Layout



### <span id="page-29-1"></span>**Table 16. Model Pin Descriptions**



Figure 57. SPICE Schematic Example to Test Basic Functionality

# <span id="page-31-0"></span>TRANSIMPEDANCE AMPLIFIER DESIGN THEORY

Because its low input bias current minimizes the dc error at the preamp output, the [ADA4350 w](http://www.analog.com/ADA4350?doc=ADA4350.PDF)orks well in photodiode preamp applications. In addition, its high gain bandwidth product and low input capacitance maximizes the signal bandwidth of the photodiode preamp. [Figure 58](#page-31-1) shows the transimpedance amplifier model of the [ADA4350.](http://www.analog.com/ADA4350?doc=ADA4350.PDF) 



Figure 58. Transimpedance Amplifier Model of th[e ADA4350](http://www.analog.com/ADA4350?doc=ADA4350.PDF)

<span id="page-31-1"></span>The basic transfer function in Equation 4 describes the transimpedance gain of the photodiode preamp.

$$
V_{OUT} = \frac{I_{PHOTO} \times R_F}{1 + sC_F R_F}
$$
\n<sup>(4)</sup>

where:

IPHOTO is the output current of the photodiode.

 $R_F$  is the feedback resistor.

 $C_F$  is the feedback capacitance.

The signal bandwidth is  $1/(R_F \times C_F)$ , as determined by Equation 4. In general, set  $R_F$  such that the maximum attainable output voltage corresponds to the maximum diode current, IPHOTO, allowing the use of the full output swing.

The signal bandwidth attainable with this preamp is a function of  $R_F$ , the gain bandwidth product ( $f_{GBW}$ ) of the amplifier, and the total capacitance at the amplifier summing junction, including  $C<sub>S</sub>$  and the amplifier input capacitance of  $C<sub>D</sub>$  and  $C<sub>M</sub>$ . R<sub>F</sub> and the total capacitance produce a pole with the loop frequency  $(f_P)$ .

$$
f_P = 1/2\pi R_F C_S \tag{5}
$$

With the additional pole from the open-loop response of the amplifier, the two-pole system results in peaking and instability due to an insufficient phase margin (see gray lines for the noise gain and phase i[n Figure 59\)](#page-31-2).

Adding  $C_F$  to the feedback loop creates a zero in the loop transmission that compensates for the effect of the input pole, which stabilizes the photodiode preamp design because of the increased phase margin (see the gray lines for the noise gain and phase i[n Figure 60\)](#page-32-0). It also sets the signal bandwidth,  $f_Z$  (see the I to V gain line for the signal gain in [Figure 60\)](#page-32-0). The signal bandwidth and the zero frequency, f<sub>z</sub>, are determined by

$$
f_z = \frac{1}{2\pi R_F C_F} \tag{6}
$$

Equating the zero frequency,  $f_Z$ , with the  $f_X$  frequency maximizes the signal bandwidth with a 45 $\degree$  phase margin. Calculate  $f_x$  as follows because  $f_X$  is the geometric mean of  $f_P$  and  $f_{GBW}$ :

$$
f_x = \sqrt{f_P \times f_{GBW}}\tag{7}
$$

By combining Equation 5, Equation 6, and Equation 7, the  $C_F$ value that produces  $f_X$  is defined by

$$
C_F = \sqrt{\frac{C_S}{2\pi \times R_F \times f_{GBW}}}
$$
\n(8)

The frequency response in this case shows approximately 2 dB peaking and 15% overshoot. Doubling C<sub>F</sub> and cutting the bandwidth in half results in a flat frequency response with approximately 5% transient overshoot.



<span id="page-31-2"></span>Figure 59. Noise Gain and Phase Bode Plot of the Transimpedance Amplifier Design Without Compensation

# Data Sheet **ADA4350**



<span id="page-32-0"></span>Figure 60. Signal and Noise Gain and Phase of the Transimpedance Amplifier Design with Compensation

The dominant output noise sources in the transimpedance amplifier design are the input voltage noise of the amplifier,  $\rm V_{\rm NOISE}$  and the resistor noise due to RF. The effect due to the current noise is negligible in comparison. The gray line in [Figure 60 s](#page-32-0)hows the noise gain and phase over frequencies for the transimpedance amplifier. The noise bandwidth is at the  $\rm f_N$ frequency, and is calculated by

$$
f_N = \frac{f_{GBW}}{(C_s + C_F)/C_F} \tag{9}
$$

[Table 17 s](#page-32-1)hows the dominant noise sources ( $R_F$  and  $V_{\text{NOISE}}$ ) for the transimpedance amplifier when it has a 45° phase margin for the maximum bandwidth, and in this case,  $f_Z = f_X = f_N$ .

<span id="page-32-1"></span>







# <span id="page-33-1"></span><span id="page-33-0"></span>**TRANSIMPEDANCE GAIN AMPLIFIER PERFORMANCE**

[Figure 61](#page-33-1) shows th[e ADA4350](http://www.analog.com/ADA4350?doc=ADA4350.PDF) configured as a transimpedance amplifier with five different gains. The photodiode sensor capacitance,  $C_D$ , varies from 91 pF to 100 nF to showcase the transimpedance gain performance at various frequency[. Figure 62](#page-33-2) t[o Figure 65](#page-34-2) shows the transimpedance vs. frequency at different  $C_D$  settings. Note that the compensation capacitors,  $C_{F0}$  to  $C_{F4}$ , correct for the inherent instability of the transimpedance configuration. Capacitors chosen were such that the transimpedance gain response compensates for the maximum bandwidth and is close to having a 45° phase margin.



<span id="page-33-2"></span>Figure 62. Transimpedance vs. Frequency,  $C_D = 91$  pF



Figure 63. Transimpedance vs. Frequency,  $C_D = 1$  nF

# Data Sheet **ADA4350**



Figure 64. Transimpedance vs. Frequency,  $C_D = 10$  nF



Figure 65. Transimpedance vs. Frequency,  $C_D = 100$  nF

### <span id="page-34-2"></span><span id="page-34-1"></span><span id="page-34-0"></span>**THE EFFECT OF LOW FEEDBACK RESISTOR RFx**

As the load of the transimpedance amplifier increases, excessive peaking in the frequency response can be observed when the  $R_{Fx}$ value is too small. This peaking can persist even when excessive C<sub>Fx</sub> overcompensates for it. [Figure 66](#page-34-3) shows th[e ADA4350](http://www.analog.com/ADA4350?doc=ADA4350.pdf) configured with a photodiode capacitance value of 91 pF and a 1 kΩ transimpedance load. [Figure 67](#page-34-4) shows the normalized frequency response of this configuration. By decreasing  $R<sub>F</sub>$  from 500  $\Omega$  to 68  $\Omega$ , the peaking in the frequency response increases progressively. The large peaking translates to a huge overshoot in the pulse response, which is an undesirable result.



<span id="page-34-3"></span>Figure 66. Transimpedance Amplifier Circuit



<span id="page-34-4"></span>Figure 67. Normalized Frequency Response with Decreasing RF (See Figure 66)

To mitigate this effect, use an additional snubber circuit at the output of the FET input amplifier, as shown in [Figure 68.](#page-34-5) In this configuration, the feedback resistor (R<sub>Fx</sub>) is 68  $\Omega$ , and the capacitance of the photodiode is 40 pF.



Figure 68. Snubber Circuit Added to Mitigate Peaking

<span id="page-34-5"></span>[Figure 69](#page-34-6) shows the effect of various snubber circuits clamping down the peaking. Without the snubber circuit, there is 6 dB of peaking when an overcompensated  $C_{Fx}$  of 100 pF is used. With the snubber circuits, the bandwidth is restricted to approximately 10 MHz. To compromise between the peaking and the bandwidth, adjust the values of the snubber circuit.



<span id="page-34-6"></span>Figure 69. Effect of Snubber Circuits on the Transimpedance Frequency Response (Se[e Figure 68\)](#page-34-5)

## <span id="page-35-0"></span>**USING THE T NETWORK TO IMPLEMENT LARGE FEEDBACK RESISTOR VALUES**

Large feedback resistors (>1 M $\Omega$ ) can cause the two following issues in the transimpedance amplifier design:

- If the parasitic capacitance of the feedback resistor exceeds the optimal compensation value, it can significantly reduce the TIA signal bandwidth.
- If the required compensation capacitance is too low (<1 pF), it is not practical to choose a feedback capacitor.

The T network (the  $R_{Fx}$ , R2, and R1 resistors) maintains the transimpedance gain and signal bandwidth with a lower feedback resistor and a resistive gain network, as shown in [Figure 70.](#page-35-1) 



Figure 70. T Network

<span id="page-35-1"></span>The relationship between the transimpedance  $V_{\text{OUT}}/I_{\text{PHOTO}}$  and the T network resistors ( $R_{Fx}$ , R1, and R2) can be expressed as

$$
\frac{V_{OUT}}{I_{PHOTO}} = -Z_F \times \left(1 + \frac{R2}{R1} + \frac{R2}{Z_F}\right)
$$
\n(10)

where:

V<sub>OUT</sub> is the output voltage of the TIA. IPHOTO is the input photodiode current.  $Z_F = R_{Fx}/((R_{Fx} \times C_{Fx})s + 1)$ , where  $R_{Fx}$  and  $C_{Fx}$  are the feedback resistor and capacitor, respectively, of any of the chosen transimpedance gain paths. R1 and R2 are the T network gain resistors.

If  $Z_F$  >> R2, the transimpedance equation is simplified to

$$
\frac{V_{OUT}}{I_{PHOTO}} = -\frac{R_{F_x}}{(R_{F_x} \times C_{F_x})s + 1} \times \left(1 + \frac{R2}{R1}\right)
$$

Therefore, as compared to the standard TIA design, the T network uses a feedback resistor value that is  $1/(1 + R1/R2)$  smaller to obtain the same transimpedance. This eliminates the concern of the high parasitic capacitance associated with the large feedback resistor. To maintain the same signal bandwidth (or same pole), increase  $C_F$  by a factor of  $1 + R2/R1$  to eliminate concerns of an impractical small compensation capacitor.

As compared to a standard TIA design, the T network is noisier because the dominant voltage noise density is amplified by the gain factor  $1 + R2/R1$ .

[Figure 71 s](#page-35-2)hows th[e ADA4350](http://www.analog.com/ADA4350?doc=ADA4350.pdf) configured as a 1 M $\Omega$  transimpedance path and its T network equivalent[. Figure 72 c](#page-35-3)ompares the performance of the 1 M $\Omega$  path and the equivalent T network with and without compensation capacitors.



<span id="page-35-2"></span>Figure 71. 1 MΩ Transimpedance Path and its Equivalent T Network



<span id="page-35-3"></span>Figure 72. Comparing the 1 MΩ Transimpedance Path and T Network Performance

# <span id="page-36-0"></span>OUTLINE DIMENSIONS



### **COMPLIANT TO JEDEC STANDARDS MO-153-AE**

Figure 73. 28-Lead Thin Shrink Small Outline Package [TSSOP], (RU-28) Dimensions shown in millimeters

### <span id="page-36-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2015–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D12417-0-3/16(B)** 



www.analog.com

Rev. B | Page 37 of 37