











**TLV522** SNOSD27-MAY 2016

# TLV522 Dual Nanopower, 500nA, RRIO CMOS Operational Amplifier

#### **Features**

- Unmatched Price Performance
- Wide Supply Range 1.7 V to 5.5 V
- Low Supply Current 500 nA
- Good Offset Voltage 4 mV (max)
- Good TcVos 1.5 µV/°C
- Gain-Bandwidth 8 kHz
- Rail-to-Rail Input and Output (RRIO)
- Unity-Gain Stable
- Low Input Bias Current 1 pA
- **EMI** Hardened
- Temperature Range -40°C to 125°C
- 8-pin VSSOP Package

## **Applications**

- Personal Health Monitors
- **Battery Packs**
- Solar-Powered or Energy Harvested Systems
- PIR, Smoke, Gas, and Fire Detection Systems
- Battery Powered Internet of Things (IoT) Devices
- Remote Sensors/Wireless Sensing Nodes
- Wearables
- Glucose Monitoring

## 3 Description

The TLV522 500 nA dual, nanopower op amp offers optimum price performance in TI's nanopower family of operational amplifiers. The TLV522 provides 8 kHz of gain bandwidth from 500 nA of guiescent current, making it well suited for battery powered applications found in building automation and remote sensing nodes. Its CMOS input stage enables very low I<sub>BIAS</sub>, reducing errors commonly introduced in Megaohm feedback resistance topologies such as highimpedance photodiode charge and sense applications. Additionally, built-in EMI protection reduces sensitivity to unwanted RF signals from sources like mobile phones, WiFi, radio transmitters and RFID readers.


The TLV522 is offered in the 8-pin VSSOP (MSOP) package, and operates from -40°C to 125°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
TLV522	VSSOP (8)	3.00 mm x 3.00 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Nanopower Oxygen Sensor Amplifier



SNOSD27 – MAY 2016 www.ti.com




## **Table of Contents**

1 Features 8 Application and Implementation	12
2 Applications	12
3 Description	Notch Filter 12
4 Revision History 2 8.3 Do's and Don'ts	13
5 Pin Configuration and Functions 2 9 Power Supply Recommendations	14
6 Specifications3 10 Layout	14
6.1 Absolute Maximum Ratings	14
6.2 ESD Ratings	14
6.3 Recommended Operating Ratings	ort 15
6.4 Thermal Information	15
6.5 Electrical Characteristics	15
6.6 Typical Characteristics	15
7 Detailed Description 9 11.4 Trademarks	15
7.1 Overview	15
7.2 Functional Block Diagram9 11.6 Glossary9	15
7.3 Feature Description	
7.4 Device Functional Modes	18

# 4 Revision History

DATE	REVISION	NOTES
May 2016	*	Initial release.

# 5 Pin Configuration and Functions



## **Pin Functions**

PIN		I/O	DESCRIPTION							
PIN	NAME	1/0	DESCRIPTION							
1	OUT A	0	Channel A Output							
2	–IN A	1	Channel A Inverting Input							
3	+IN A	1	Channel A Non-Inverting Input							
4	V-	Р	Negative (lowest) power supply							
5	+IN B	1	Channel B Non-Inverting Input							
6	–IN B	1	Channel B Inverting Input							
7	OUT B	0	Channel B Output							
8	V+	Р	Positive (highest) power supply							



## **Specifications**

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)(3)

		MIN	MAX	UNIT	
Supply voltage, V+ to V-		-0.3 6 V			
Circul insulation	Voltage <sup>(2)</sup>		V <sup>+</sup> + 0.3	V	
Signal input pins	Current <sup>(2)</sup>	-10	10	mA	
Output short current	Continuous <sup>(4)</sup>				
Junction temperature		-40	150	°C	
Storage temperature, T <sub>stg</sub>		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	TINU
	Floatroatatio	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±250	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Ratings

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply Voltage ( V <sup>+</sup> – V <sup>-</sup> )	1.7		5.5	V
Specified Temperature	-40		125	°C

#### Thermal Information

	THERMAL METRIC <sup>(1)</sup>	TLV522 DGK (VSSOP) 8 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	182.5	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	73.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	104.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	13.7	*C/VV
ΨЈВ	Junction-to-board characterization parameter	102.5	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TLV522

Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current-limited to 10 mA or less.

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

Short-circuit to V-.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.5 Electrical Characteristics

 $T_A$  = 25°C,  $V^+$  = 3.3 V,  $V^-$  = 0 V,  $V_{CM}$  =  $V_O$  =  $V^+/2,$  and  $R_L$  > 1  $M\Omega$  , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
OFFSET VOLTAGE					
Input offset voltage (V <sub>OS</sub> )	V <sub>CM</sub> = 0.3 V	-4	±1	4	>/
	V <sub>CM</sub> = 3 V	-4	±1	4	mV
Drift (dV <sub>OS</sub> /dT)			1.5		μV/°C
Power-Supply Rejection Ratio (PSRR)	$V^{+} = 1.8 \text{ V to } 3.3 \text{ V}, V_{CM} = 0.3 \text{ V}$	80	109		dB
INPUT VOLTAGE RANGE					
Common-Mode voltage range (V <sub>CM</sub> )	CMRR ≥ 62 dB	0		3.3	V
Common-Mode Rejection Ratio	0 V < V <sub>CM</sub> < 3.3 V	62	90		
(CMRR)	0 V < V <sub>CM</sub> < 2.2V		90		dB
INPUT BIAS CURRENT	,	1			
Input bias current (I <sub>BIAS</sub> )			±1		
Input offset current (I <sub>OS</sub> )			±0.1		рA
INPUT IMPEDANCE					
Differential	fferential				
Common mode		10	)13    2.5		Ω    pF
NOISE					
Input voltage noise density, f = 1 kHz (e <sub>n</sub> )			300		nV/√ <del>Hz</del>
Current noise density, f = 1 kHz (i <sub>n</sub> )			65		fA√Hz
OPEN-LOOP GAIN					
Open-loop voltage gain (A <sub>OL</sub> )	$V^+ = 5 V$ $R_L = 100 kΩ$ to $V^+/2$ , 0.5 V < $V_O$ < 4.5 V	91	101		dB
OUTPUT	,	1			
Voltage output swing from positive rail	$V^{+} = 1.8 \text{ V}, R_{L} = 100 \text{ k}\Omega \text{ to } V^{+}/2$		3	20	.,
Voltage output swing from negative rail	$V^{+} = 1.8 \text{ V}, R_{L} = 100 \text{ k}\Omega \text{ to } V^{+}/2$			20	mV
Output current sourcing	Sourcing, V <sup>+</sup> = 1.8 V V <sub>O</sub> to V <sup>-</sup> , V <sub>IN</sub> (diff) = 100 mV	1	3		
Output current sinking	Sinking, V <sup>+</sup> = 1.8 V V <sub>O</sub> to V <sup>+</sup> , V <sub>IN</sub> (diff) = $-100 \text{ mV}$	1	5		mA
FREQUENCY RESPONSE					
Gain-bandwidth product (GBWP)	C <sub>L</sub> = 20 pF		8		kHz
Slew rate (SR)	$G = +1$ , Rising edge, $1V_{p-p}$ , $C_L = 20 pF$		3.6		V/ms
	$G = +1$ , Falling edge, $1V_{p-p}$ , $C_L = 20 pF$				
POWER SUPPLY		<u>'</u>			
Quiescent current per channel (I <sub>Q</sub> )	$V_{CM} = 0.3 \text{ V}, I_{O} = 0$		500	800	nA

<sup>(1)</sup> Refer to *Typical Characteristics*.


Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



## 6.6 Typical Characteristics


 $T_A = 25$  °C,  $V_{OUT} = V_{CM} = V_S/2$ ,  $R_{LOAD} = 1$  M $\Omega$  connected to  $V_S/2$ , and  $C_L = 20$  pF, unless otherwise noted.



SNOSD27 - MAY 2016 www.ti.com

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**






Figure 7. Output Short Circuit Current to V+ vs Supply Voltage




Figure 8. Input Bias Current vs Common Mode Voltage at 3.3 V




Figure 9. Input Bias Current vs Common Mode Voltage at 3.3 V




Figure 10. Input Bias Current vs Common Mode Voltage at 3.3 V




Figure 11. Input Referred Voltage Noise





Figure 12. Pulse Response, 200mVpp at 1.8 V



## **Typical Characteristics (continued)**

 $T_A = 25$  °C,  $V_{OUT} = V_{CM} = V_S/2$ ,  $R_{LOAD} = 1$  M $\Omega$  connected to  $V_S/2$ , and  $C_L = 20$  pF, unless otherwise noted.




Copyright © 2016, Texas Instruments Incorporated

SNOSD27-MAY 2016 www.ti.com

# **ISTRUMENTS**

## **Typical Characteristics (continued)**

 $T_A = 25$  °C,  $V_{OUT} = V_{CM} = V_S/2$ ,  $R_{LOAD} = 1$  M $\Omega$  connected to  $V_S/2$ , and  $C_L = 20$  pF, unless otherwise noted.



Temperature at 5 V



SNOSD27-MAY 2016


## 7 Detailed Description

#### 7.1 Overview

The TLV522 dual op amplifier is unity-gain stable and can operate on a single supply, making it highly versatile and easy to use.

The TLV522 is fully specified and tested from 1.7 V to 5.5 V. Parameters that vary significantly with operating voltages or temperature are shown in the *Typical Characteristics* curves.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

The amplifier's differential inputs consist of a non-inverting input (IN+) and an inverting input (IN-). The device amplifies only the difference in voltage between the two inputs, which is called the differential input voltage. The output voltage of the op-amp V<sub>OUT</sub> is given by Equation 1:

$$V_{OUT} = A_{OL} \left( IN^{+} - IN^{-} \right) \tag{1}$$

where A<sub>OL</sub> is the open-loop gain of the amplifier, typically around 100 dB.

#### 7.4 Device Functional Modes

Copyright © 2016, Texas Instruments Incorporated

#### 7.4.1 Rail-To-Rail Input

The input common-mode voltage range of the TLV522 extends to the supply rails. This is achieved with a complementary input stage — an N-channel input differential pair in parallel with a P-channel differential pair. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 800 mV to 200 mV above the positive supply, while the P-channel pair is on for inputs from 300 mV below the negative supply to approximately (V+) - 800 mV. There is a small transition region, typically (V+) - 1.2 V to (V+) - 0.8 V, in which both pairs are on. This 400 mV transition region can vary 200 mV with process variation. Within the 400 mV transition region PSRR, CMRR, offset voltage, offset drift, and THD may be degraded compared to operation outside this region.

#### 7.4.2 Supply Current Changes Over Common Mode

Because of the ultra-low supply current, changes in common mode voltages will cause a noticeable change in the supply current as the input stages transition through the transition region, as shown in Figure 22 below.

Product Folder Links: TLV522

SNOSD27 - MAY 2016 www.ti.com

## TEXAS INSTRUMENTS

#### **Device Functional Modes (continued)**




Figure 22. Supply Current Change Over Common Mode at 5 V

For the lowest supply current operation, keep the input common mode range between V- and 1 V below V+.

#### 7.4.3 Design Optimization With Rail-To-Rail Input

In most applications, operation is within the range of only one differential pair. However, some applications can subject the amplifier to a common-mode signal in the transition region. Under this condition, the inherent mismatch between the two differential pairs may lead to degradation of the CMRR and THD. The unity-gain buffer configuration is the most problematic as it will traverse through the transition region if a sufficiently wide input swing is required.

#### 7.4.4 Design Optimization for Nanopower Operation

When designing for ultra-low power, choose system components carefully. To minimize current consumption, select large-value resistors. Any resistors will react with stray capacitance in the circuit and the input capacitance of the operational amplifier. These parasitic RC combinations can affect the stability of the overall system. A feedback capacitor may be required to assure stability and limit overshoot or gain peaking.

When possible, use AC coupling and AC feedback to reduce static current draw through the feedback elements. Use film or ceramic capacitors since large electolytics may have static leakage currents in the tens to hundreds of nanoamps.

#### 7.4.5 Common-Mode Rejection

The CMRR for the TLV522 is specified in two ways so the best match for a given application may be used. First, the CMRR of the device in the common-mode range below the transition region ( $V_{CM} < (V+) - 1.1 V$ ) is given. This specification is the best indicator of the capability of the device when the application requires use of one of the differential input pairs. Second, the CMRR at  $V_S = 3.3 V$  over the entire common-mode range is specified.

### 7.4.6 Output Stage

The TLV522 output voltage swings 3 mV from rails at 3.3 V supply, which provides the maximum possible dynamic range at the output. This is particularly important when operating on low supply voltages.

The TLV522 Maximum Output Voltage Swing defines the maximum swing possible under a particular output load.

## 7.4.7 Driving Capacitive Load

The TLV522 is internally compensated for stable unity gain operation, with a 8 kHz typical gain bandwidth. However, the unity gain follower is the most sensitive configuration to capacitive load. The combination of a capacitive load placed directly on the output of an amplifier along with the amplifier's output impedance creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response will be under damped which causes peaking in the transfer and, when there is too much peaking, the op amp might start oscillating.

0



## **Device Functional Modes (continued)**

In order to drive heavy (>50pF) capacitive loads, an isolation resistor,  $R_{\rm ISO}$ , should be used, as shown in Figure 23. By using this isolation resistor, the capacitive load is isolated from the amplifier's output. The larger the value of  $R_{\rm ISO}$ , the more stable the amplifier will be. If the value of  $R_{\rm ISO}$  is sufficiently large, the feedback loop will be stable, independent of the value of  $C_{\rm L}$ . However, larger values of  $R_{\rm ISO}$  result in reduced output swing and reduced output current drive.




Figure 23. Resistive Isolation of Capacitive Load

SNOSD27 – MAY 2016 www.ti.com

# TEXAS INSTRUMENTS

## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TLV522 is a ultra-low power operational amplifier that provides 8 kHz bandwidth with only 490 nA quiescent current, and near precision offset and drift specifications at a low cost. These rail-to-rail input and output amplifiers are specifically designed for battery-powered applications. The input common-mode voltage range extends to the power-supply rails and the output swings to within millivolts of the rails, maintaining a wide dynamic range.

#### 8.2 Typical Application: 60 Hz Twin "T" Notch Filter




Figure 24. 60 Hz Notch Filter

## 8.2.1 Design Requirements

Small signals from transducers in remote and distributed sensing applications commonly suffer strong 60 Hz interference from AC power lines. The circuit of Figure 24 notches out the 60 Hz and provides a gain  $A_V = 2$  for the sensor signal represented by a 1 kHz sine wave. Similar stages may be cascaded to remove  $2^{nd}$  and  $3^{rd}$  harmonics of 60 Hz. Thanks to the nA power consumption of the TLV522, even 5 such circuits can run for 9.5 years from a small CR2032 lithium cell. These batteries have a nominal voltage of 3 V and an end of life voltage of 2 V. With an operating voltage from 1.7 V to 5.5 V the TLV522 can function over this voltage range.

#### 8.2.2 Detailed Design Procedure

The notch frequency is set by:

$$F_0 = 1 / 2\pi RC.$$
 (2)

To achieve a 60 Hz notch use R = 10 M $\Omega$  and C = 270 pF. If eliminating 50 Hz noise, which is common in European systems, use R = 11.8 M $\Omega$  and C = 270 pF.

The Twin T Notch Filter works by having two separate paths from  $V_{\text{IN}}$  to the amplifier's input. A low frequency path through the series input resistors and another separate high frequency path through the series input capacitors. However, at frequencies around the notch frequency, the two paths have opposing phase angles and the two signals will tend to cancel at the amplifier's input.



SNOSD27-MAY 2016

#### Typical Application: 60 Hz Twin "T" Notch Filter (continued)

To ensure that the target center frequency is achieved and to maximize the notch depth (Q factor) the filter needs to be as balanced as possible. To obtain circuit balance, while overcoming limitations of available standard resistor and capacitor values, use passives in parallel to achieve the 2C and R/2 circuit requirements for the filter components that connect to ground.

To make sure passive component values stay as expected clean board with alcohol, rinse with deionized water, and air dry. Make sure board remains in a relatively low humidity environment to minimize moisture which may increase the conductivity of board components. Also large resistors come with considerable parasitic stray capacitance which effects can be reduced by cutting out the ground plane below components of concern.

Large resistors are used in the feedback network to minimize battery drain. When designing with large resistors, resistor thermal noise, op amp current noise, as well as op amp voltage noise, must be considered in the noise analysis of the circuit. The noise analysis for the circuit in Figure 24 can be done over a bandwidth of 2 kHz, which takes the conservative approach of overestimating the bandwidth (TLV522 typical GBW/A<sub>V</sub> is lower). The total noise at the output is approximately 800 µVpp, which is excellent considering the total consumption of the circuit is only 900 nA. The dominant noise terms are op amp voltage noise, current noise through the feedback network (430 μVpp), and current noise through the notch filter network (280 μVpp). Thus the total circuit's noise is below 1/2 LSB of a 10-bit system with a 2 V reference, which is 1 mV.

## 8.2.3 Application Curve




Figure 25. 60 Hz Notch Filter Waveform

#### 8.3 Do's and Don'ts

Do properly bypass the power supplies.

Do add series resistance to the output when driving capacitive loads, particularly cables, MUX and ADC inputs.

Do add series current limiting resistors and external schottky clamp diodes if input voltage is expected to exceed the supplies. Limit the current to 1 mA or less (1  $K\Omega$  per volt).

Copyright © 2016, Texas Instruments Incorporated

SNOSD27 - MAY 2016 www.ti.com



## 9 Power Supply Recommendations

The TLV522 is specified for operation from 1.7 V to 5.5 V (±0.85 V to ±2.75 V) over a -40°C to 125°C temperature range. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

#### **CAUTION**

Supply voltages larger than 6 V can permanently damage the device.

For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines it is suggested that 10 nF capacitors be placed as close as possible to the operational amplifier power supply pins. For single supply, place a capacitor between V<sup>+</sup> and V<sup>-</sup> supply leads. For dual supplies, place one capacitor between V<sup>+</sup> and ground, and one capacitor between V<sup>-</sup> and ground.

If your application expects signals above (> 1 kHz) we recommend you use extra supply filtering.

Extra filtering on the power supply input is recommended when presence of signals with frequency above one kHz (> 1 kHz) on the line is expected. Example of such signal sources are high-frequency switching supplies.

## 10 Layout

### 10.1 Layout Guidelines

The V+ pin should be bypassed to ground with a low ESR capacitor.

The optimum placement is closest to the V+ and ground pins.

Care should be taken to minimize the loop area formed by the bypass capacitor connection between V+ and ground.

The ground pin should be connected to the PCB ground plane at the pin of the device.

The feedback components should be placed as close to the device as possible to minimize strays.

There is an internal electrical connection between the exposed Die Attach Pad (DAP) and the  $V^-$  pin. For best performance the DAP should be connected to the exact same potential as the  $V^-$  pin. Do not use the DAP as the primary  $V^-$  supply. Floating the DAP pad is not recommended. The DAP and  $V^-$  pin should be joined directly as shown in the *Layout Example*.

## 10.2 Layout Example




Figure 26. Layout Example (Top View)



## 11 Device and Documentation Support

## 11.1 Device Support

#### 11.1.1 Development Support

TINA-TI SPICE-Based Analog Simulation Program, http://www.ti.com/tool/tina-ti

DIP Adapter Evaluation Module, http://www.ti.com/tool/dip-adapter-evm

TI Universal Operational Amplifier Evaluation Module, http://www.ti.com/tool/opampevm

TI FilterPro Filter Design software, http://www.ti.com/tool/filterpro

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation, see the following:

- AN-1798 Designing with Electro-Chemical Sensors, SNOA514
- AN-1803 Design Considerations for a Transimpedance Amplifier, SNOA515
- AN-1852 Designing With pH Electrodes, SNOA529
- Compensate Transimpedance Amplifiers Intuitively, SBOA055
- Transimpedance Considerations for High-Speed Operational Amplifiers, SBOA112
- Noise Analysis of FET Transimpedance Amplifiers, SBOA060
- Circuit Board Layout Techniques, SLOA089
- Handbook of Operational Amplifier Applications, SBOA092

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2016, Texas Instruments Incorporated

www.ti.com 7-Jul-2023

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV522DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG   SN	Level-1-260C-UNLIM	-40 to 125	SL V522	Samples
TLV522DGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG   SN	Level-1-260C-UNLIM	-40 to 125	SL V522	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# **PACKAGE OPTION ADDENDUM**


www.ti.com 7-Jul-2023

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Sep-2023


## **TAPE AND REEL INFORMATION**





A0	Dimension designed to accommodate the component width						
В0	Dimension designed to accommodate the component length						
K0	Dimension designed to accommodate the component thickness						
W	Overall width of the carrier tape						
P1	Pitch between successive cavity centers						

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV522DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV522DGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Sep-2023



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV522DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TLV522DGKT	VSSOP	DGK	8	250	366.0	364.0	50.0

# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated