

FAST CMOS 16-BIT BIDIRECTIONAL 3.3V TO 5V TRANSLATOR

IDT74FCT164245T

FEATURES:


- 0.5 MICRON CMOS Technology
- · Bidirectional interface between 3.3V and 5V buses
- Control inputs can be driven from either 3.3V or 5V circuits
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc1 = 5V ±10%, Vcc2 = 2.7V to 3.6V
- High drive outputs (-32mA IOH, 64mA IOL) on 5V port
- · Power off disable on both ports permits "live insertion"
- Typical Volp (Output Ground Bounce) < 0.9V at Vcc1 = 5V, Vcc2 = 3.3V, TA = 25°C
- Available in SSOP and TSSOP packages


DESCRIPTION:

The FCT164245T 16-bit 3.3V-to-5V translator is built using advanced dual metal CMOS technology. This high-speed, low-power transceiver is designed to interface between a 3.3V bus and a 5V bus in a mixed 3.3V/ 5V supply environment. This enables system designers to interface TTL compatible 3.3V components with 5V components. The direction and output enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver. The A port interfaces with the 3.3V bus; the B port interfaces with the 5V bus. The direction control (xDIR) pin controls the direction of data flow. The output enable pin ($x\overline{OE}$) overrides the direction control and disables both ports. These control signals can be driven from either 3.3V or 5V devices.

The FCT164245T is ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "hot insertion" of boards when used as backplane drivers. They also allow interface between a mixed supply system and external 5 volt peripherals.

FUNCTIONAL BLOCK DIAGRAM






IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

MAY 2016

PIN CONFIGURATION



SSOP/ TSSOP TOP VIEW

POWER SUPPLY SEQUENCING

In the 74FCT164245T, the condition of VCC1 \geq (VCC2 - 0.5V) must be maintained at all times. For the range of VCC1 = (VCC2- 0.5V) to VCC1 = (VCC2+ 0.9V), both the A and B ports will remain in a High-Impedance state.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc1+0.5	V
TA	Operating Temperature	-40 to +85	°C
TBIAS	TBIAS Temperature Under Bias		°C
Tstg	TSTG Storage Temperature		°C
Рт	Power Dissipation	1	W
Іоит	DC Output Current	-60 to +120	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. All devices except Vcc2.
- 3. Power supply terminal Vcc2.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
CI/O	I/O Capacitance	Vout = 0V	3.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
x O E Output Enable Input (Active LOW)	
xDIR Direction Control Input	
xAx	Side A Inputs or 3-State Outputs (3.3V Port)
хВх	Side B Inputs or 3-State Outputs (5V Port)

FUNCTION TABLE(1)

Inputs		
хOЕ	xDIR	Outputs
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	Х	High Z State

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (A PORT, 3.3V)

Following Conditions Apply Unless Otherwise Specified:

Vcc1 = 5V \pm 10%, Vcc2 = 2.7V to 3.6V, Industrial: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level (Input and I/O pins)	Guaranteed Logic HIGH Level		2	_	5.5	V
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Leve	el	-0.5	_	0.8	V
Іін	Input HIGH Current (Input pins)	Vcc1 = Max.	Vı = 5.5V	_	_	±5	
	Input HIGH Current (I/O pins)	Vcc2 = Max.	VI = VCC2	_	_	±15	μΑ
lıL	Input LOW Current (Input pins)		Vı = GND	_	_	±5	1
	Input LOW Current (I/O pins)		Vı = GND	_	_	±15	1
Vik	Clamp Diode Voltage	VCC2 = Min., IIN = -18mA		_	-0.7	-1.2	V
Vон	Output HIGH Voltage	Vcc1 = Vcc2 = Min. VIN = VIH or VIL	Iон = -0.1mA	VCC2 -0.2	_	_	V
		VCC2 = 3V VIN = VIH or VIL	Iон = -8mA	2.4	3	_	
Vol	Output LOW Voltage	Vcc1 = Min.	IoL = 0.1mA	_	_	0.2	V
		Vcc2 = Min.	IoL = 16mA	_	0.2	0.4	
		VIN = VIH or VIL	IoL = 24mA		0.3	0.55	
		Vcc = 3V Vin = ViH or ViL	IoL = 24mA	_	0.3	0.5	
loff	Input/Output Power Off Leakage	Vcc1 = 0V, Vcc2 = 0V, Vin or	Vo≤4.5V	<u> </u>	_	±100	μΑ
los	Short Circuit Current ⁽⁴⁾	Vcc1 = Max., Vcc2 = Max., Vo = GND ⁽³⁾		-70	-105	-150	mA
lo	Output Drive Current	VCC1 = Max., VCC2 = Max., VO = 1.5V(3)		-40	-60	-90	mA
VH	Input Hysteresis	_		_	150	_	mV
ICC2L	Quiescent Power Supply Current	Vcc1 = Max.		_	0.35	2	mA
Ісс2н		Vcc2 = Max.					
ICC2Z		VIN = GND or VCC2					

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc1 = 5V, Vcc2 = 3.3V, +25°C ambient.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. This parameter is guaranteed but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (B PORT, 5V)

Following Conditions Apply Unless Otherwise Specified:

VCC1 = $5V \pm 10\%$, VCC2 = 2.7V to 3.6V, Industrial: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level (Input and I/O pins)	Guaranteed Logic HIGH Level		2	_	5.5	V
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Lev	el	-0.5	_	0.8	V
Іін	Input HIGH Current (Input pins)	Vcc1 = Max.	VI = VCC1	_	_	±5	
	Input HIGH Current (I/O pins)	Vcc2 = Max.		_	_	±15	μA
lıL	Input LOW Current (Input pins)		Vı = GND	_	_	±5	
	Input LOW Current (I/O pins)			_	_	±15	
Vik	Clamp Diode Voltage	Vcc1 = Min., IIN = -18mA		<u> </u>	-0.7	-1.2	V
Voн	Output HIGH Voltage	Vcc1 = Min.	Iон = –3mA	2.5	3.5	_	V
		VCC2 = Min.	Іон = –15mA	2.4	3.5	_	
		VIN = VIH or VIL	IOH = -32mA ⁽⁵⁾	2	3	_	
Vol	Output LOW Voltage	Vcc1 = Min.	IoL = 64mA	_	0.2	0.55	V
		VCC2 = Min.					
		VIN = VIH or VIL					
loff	Input/Output Power Off Leakage	Vcc1 = 0V, Vcc2 = 0V, Vin or	Vo≤4.5V	_	_	±100	μA
los	Short Circuit Current ⁽⁴⁾	Vcc1 = Max., Vcc2 = Max., V	Vcc1 = Max., Vcc2 = Max., Vo = GND ⁽³⁾		-140	-225	mA
lo	Output Drive Current	Vcc1 = Max., Vcc2 = Max., Vo = 2.5V ⁽³⁾		-50	- 75	-180	mA
VH	Input Hysteresis	_		_	150	_	mV
ICC1L	Quiescent Power Supply Current	Vcc1 = Max.		_	0.08	1.5	mA
ICC1H		Vcc2 = Max.					
ICC1Z		VIN = GND or VCC2					

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc1 = 5V, Vcc2 = 3.3V, +25°C ambient.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. This parameter is guaranteed but not tested.
- 5. Duration of the condition cannot exceed one second.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Condition	ons ⁽¹⁾	Min.	Typ.(2)	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	Vcc1 = Max., Vcc2 = Max. Vin = Vcc2 - 0.6V ⁽³⁾		_	12	30	μΑ
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc1 = Max., Vcc2 = Max. Outputs Open xOE = xDIR = GND One Input Togging 50% Duty Cycle	VIN = VCC2 VIN = GND	_	75	120	μΑ/ MHz
Ic	Total Power Supply Current ⁽⁶⁾	Vcc1 = Max., Vcc2 = Max. Outputs Open fi = 10MHz 50% Duty Cycle xOE = xDIR = GND One Bit Toggling	VIN = VCC2 - 0.6V VIN = GND	_	1.2	4.7	mA
		Vcc1 = Max., Vcc2 = Max. Outputs Open f1 = 2.5MHz 50% Duty Cycle xOE = xDIR = GND Sixteen Bits Toggling	VIN = VCC2 - 0.6V VIN = GND	_	3.5	8.5 ⁽⁵⁾	


- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc1 = 5V, Vcc2 = 3.3V, +25°C ambient.
- 3. Per TTL driven input. All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - IC = ICC1 + ICC2 + Δ ICC DHNT + ICCD (fCPNCP/2 + fiNi)
 - Icc1 = Quiescent Current (Icc1L, Icc1H and Icc1Z)
 - Icc2 = Quiescent Current (Icc2L, Icc2H and Icc2Z)
 - ΔIcc = Power Supply Current for a TTL High Input
 - DH = Duty Cycle for TTL Inputs High
 - N⊤ = Number of TTL Inputs at DH
 - ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
 - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - NCP = Number of Clock Inputs at fCP
 - fi = Input Frequency
 - Ni = Number of Inputs at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE(1)


Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Unit
tPLH	Propagation Delay	CL = 50pF	1.5	5	ns
tPHL	A to B	$RL = 500\Omega$			
tPLH	Propagation Delay		1.5	5	ns
tPHL	B to A				
tpzH	Output Enable Time		1.5	6.5	ns
tpzL	$x\overline{OE}$ to B				
tPHZ	Output Disable Time		1.5	6	ns
tPLZ	$x\overline{OE}$ to B				
tpzH	Output Enable Time		1.5	6.5	ns
tPZL	$x\overline{OE}$ to A				
tPHZ	Output Disable Time		1.5	6	ns
tPLZ	$x\overline{OE}$ to A				
tpzh	Output Enable Time		1.5	6.5	ns
tPZL	xDIR to B ⁽³⁾				
tPHZ	Output Disable Time		1.5	6	ns
tPLZ	xDIR to B ⁽³⁾				
tpzH	Output Enable Time		1.5	6.5	ns
tPZL	xDIR to A ⁽³⁾				
tPHZ	Output Disable Time		1.5	6	ns
tPLZ	xDIR to A ⁽³⁾				

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. This parameter is guaranteed but not tested.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times




Propagation Delay

SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other Tests	Open

DEFINITIONS:

- CL = Load capacitance: includes jig and probe capacitance.
- RT = Termination resistance: should be equal to ZouT of the Pulse Generator.




Pulse Width



Enable and Disable Times

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.

ORDERING INFORMATION



DATASHEET DOCUMENT HISTORY

09/28/2009 pg. 8 Updated the ordering information by removing the "IDT" notation and non RoHS part.
04/30/2015 pgs. 3, 4 and 8 Updated typo in DC Electrical Characteristics table and updated ordering information by adding Tape & Reel.

05/12/2016 pgs. 8 Corrected temperature symbol and removed Tray from ordering information.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/