SN74LVC244A-Q1 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS790B - DECEMBER 2004 - REVISED JANUARY 2008

- Qualified for Automotive Applications
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Specified From -40°C to 85°C and -40°C to 125°C
- Max t_{pd} of 5.9 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17

description/ordering information

ESD Protection Exceeds JESD 22

 2000-V Human-Body Model (A114-A)

- 2000-V Human-Body Model (A115 A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

DW O		P VI		
1 <u>0</u> [1	υ	20] v _{cc}
1A1 [2		19	20E
2Y4 [з		18] 1Y1
1A2 [4		17	2A4
2Y3 [5		16] 1Y2
1A3 [6		15	2A3
2Y2 [7		14] 1Y3
1A4 [8		13	2A2
2Y1 [9		12] 1Y4
GND [10	1	11	2A1

This octal buffer/line driver is operational at 1.5-V to 3.6-V V_{CC}, but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVC244A is organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

T _A	PACKAGE	ŧ	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	SOIC – DW	Reel of 2000	SN74LVC244AQDWRQ1	LVC244AQ	
	TSSOP – PW	Reel of 2000	SN74LVC244AQPWRQ1	LVC244AQ	

ORDERING INFORMATION[†]

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

[‡] Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2008, Texas Instruments Incorporated

SN74LVC244A-Q1 **OCTAL BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCAS790B - DECEMBER 2004 - REVISED JANUARY 2008

FUNCTION TABLE (each buffer)										
INPUTS OUTPU										
ŌE	Α	Y								
L	Н	Н								
L	L	L								
Н	Х	Z								

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state,	Vo
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_{O}	
(see Notes 1 and 2)	$\dots \dots -0.5$ V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DW package	58°C/W
PW package	83°C/W
Storage temperature range, T _{stg}	
Power dissipation, $P_{tot} (T_A = -40^{\circ}C \text{ to } 125^{\circ}C)$ (see Notes 4 and 5)	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of $V_{\mbox{CC}}$ is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. For the DW package, above 70°C the value of P_{tot} derates linearly with 8 mW/K.
- 5. For the PW package, above 60°C the value of Ptot derates linearly with 5.5 mW/K.



			T _A =	25°C	-40 T	O 85°C	-40 TC	D 125°C		
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
	0	Operating	1.65	3.6	1.65	3.6	1.65	3.6		
V _{CC}	Supply voltage	Data retention only	1.5		1.5		1.5		v	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		$0.65 \times V_{CC}$		$0.65 \times V_{CC}$			
V _{iH}	High-level input voltage	$V_{CC} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$	1.7		1.7		1.7		V	
	voliage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		$0.35 \times V_{CC}$		$0.35 \times V_{CC}$		
V _{IL}	Low-level input V _{IL} voltage	V_{CC} = 2.3 V to 2.7 V		0.7		0.7		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8		0.8		
VI	Input voltage	-	0	5.5	0	5.5	0	5.5	V	
Vo	Output voltage		0	V _{CC}	0	V _{CC}	0	V _{CC}	V	
		V _{CC} = 1.65 V		-4		-4		-4		
	High-level	V _{CC} = 2.3 V		-8		-8		-8		
I _{OH}	output current	V _{CC} = 2.7 V		-12		-12		-12	mA	
		V _{CC} = 3 V		-24		-24		-24		
		V _{CC} = 1.65 V		4		4		4		
	Low-level	V _{CC} = 2.3 V		8		8		8		
I _{OL}	output current	V _{CC} = 2.7 V		12		12		12	mA	
		V _{CC} = 3 V		24		24		24		

recommended operating conditions (see Note 6)

NOTE 6: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74LVC244A-Q1 **OCTAL BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCAS790B – DECEMBER 2004 – REVISED JANUARY 2008

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				T _A =	25°C		-40 TO 8	5°C	-40 TO 12	25°C		
PARAMETER	TEST CONDITION	JNS	v _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
	I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} – 0.2			V _{CC} – 0.2		V _{CC} – 0.3			
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.29			1.2		1.05			
.,	I _{OH} = -8 mA		2.3 V	1.9			1.7		1.55			
V _{OH}	v _{OH} I _{OH} = -12 mA		2.7 V	2.2			2.2		2.05		V	
			3 V	2.4			2.4		2.25			
	I _{OH} = -24 mA		3 V	2.3			2.2		2		1	
	I _{OL} = 100 μA		1.65 V to 3.6 V			0.1		0.2		0.3		
	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$		1.65 V			0.24		0.45		0.6		
V _{OL}			2.3 V			0.3		0.7		0.75	V	
	I _{OL} = 12 mA		2.7 V			0.4		0.4		0.6		
	I _{OL} = 24 mA		3 V			0.55		0.55		0.8		
l _l	$V_{I} = 5.5 V \text{ or GND}$		3.6 V			±1		±5		±20	μA	
l _{off}	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±1		±10		±20	μA	
I _{OZ}	$V_{O} = 0$ to 5.5 V		3.6 V			±1		±10		±20	μA	
	$V_I = V_{CC}$ or GND		0.01/			1		10		40		
I _{CC}	$3.6~V \leq V_I \leq 5.5~V^\dagger$	l _O = 0	3.6 V			1		10		40	μA	
ΔI_{CC}		ne input at V_{CC} – 0.6 V, ther inputs at V_{CC} or GND				500		500		5000	μA	
Ci	$V_I = V_{CC}$ or GND		3.3 V		4						pF	
Co	$V_{O} = V_{CC}$ or GND		3.3 V		5.5						pF	

[†] This applies in the disabled state only.



SN74LVC244A-Q1 **OCTAL BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCAS790B – DECEMBER 2004 – REVISED JANUARY 2008

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	FROM	то		Тд	(= 25°C	;	-40 TO	85°C	-40 TO	125°C	
PARAMETER	(INPUT)	(OUTPUT)	v _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			1.5 V		7	14.4		14.9		16.4	
			$1.8~V\pm0.15~V$		5.9	10.4		10.9		12.4	
t _{pd} A	Y	$2.5~V\pm0.2~V$		4.2	7.4		7.9		10	ns	
			2.7 V		4.2	6.7		6.9		8.2	
		$3.3~V\pm0.3~V$		3.9	5.7		5.9		7.2		
			1.5 V		8.3	17.8		18.3		19.8	ns
		Y	$1.8~V\pm0.15~V$		6.4	12.1		12.6		14.1	
t _{en}	ŌĒ		$2.5~V\pm0.2~V$		4.6	9.1		9.6		11.7	
			2.7 V		5	8.4		8.6		10.3	
			$3.3~V\pm0.3~V$		4.5	7.4		7.6		9.4	
			1.5 V		7.2	15.6		16.1		17.6	
			$1.8~V\pm0.15~V$		5.8	11.6		12.1		13.6	
t _{dis}	ŌĒ	Y	$2.5~V\pm0.2~V$		3.7	7.3		7.8		9.9	ns
			2.7 V		3.8	6.6		6.8		8.6	
			$3.3~V\pm0.3~V$		3.8	6.3		6.5		8	
t _{sk(o)}			$3.3~V\pm0.3~V$					1		1.5	ns


operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	v _{cc}	ТҮР	UNIT	
				1.8 V	43	
		Outputs enabled	f = 10 MHz	2.5 V	43	
C .	Dever dissinction constitutes not huffer/driver			3.3 V	44	۳E
C _{pd}	Power dissipation capacitance per buffer/driver			1.8 V	1	pF
		Outputs disabled	f = 10 MHz	2.5 V	1	
				3.3 V	2	





SN74LVC244A-Q1 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS SCAS790B – DECEMBER 2004 – REVISED JANUARY 2008


PARAMETER MEASUREMENT INFORMATION












INVERTING AND NONINVERTING OUTPUTS

PROPAGATION DELAY TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.







10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CLVC244AQDWRG4Q1	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC244AQ	Samples
CLVC244AQPWRG4Q1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC244AQ	Samples
SN74LVC244AQPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC244AQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC244A-Q1 :

• Catalog: SN74LVC244A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVC244AQDWRG4Q1	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CLVC244AQPWRG4Q1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVC244AQPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVC244AQDWRG4Q1	SOIC	DW	20	2000	367.0	367.0	45.0
CLVC244AQPWRG4Q1	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74LVC244AQPWRQ1	TSSOP	PW	20	2000	356.0	356.0	35.0

DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated