











TPS22903, TPS22904

SLVS827D -FEBRUARY 2009-REVISED JUNE 2015

# TPS2290x Ultra-Small Low-Input-Voltage Low ron Load Switch

### **Features**

- Input Voltage: 1.1 V to 3.6 V
- Ultralow ON-State Resistance
  - $r_{ON} = 66 \text{ m}\Omega \text{ at } V_{IN} = 3.6 \text{ V}$
  - $r_{ON} = 75 \text{ m}\Omega \text{ at } V_{IN} = 2.5 \text{ V}$
  - $r_{ON} = 90 \text{ m}\Omega \text{ at } V_{IN} = 1.8 \text{ V}$
  - $r_{ON} = 135 \text{ m}\Omega \text{ at } V_{IN} = 1.2 \text{ V}$
- 500-mA Maximum Continuous Switch Current
- Quiescent Current < 1 µA
- Shutdown Current < 1 μA
- Low Control Input Threshold Enables Use of 1.2-V, 1.8-V, 2.5-V, and 3.3-V Logic
- Controlled Slew Rate (5 µs Maximum at 3.6 V)
- Quick Output Discharge (TPS22904 Only)
- ESD Performance Tested Per JESD 22
  - 2000-V Human Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- 4-Terminal Wafer Chip-Scale Package (WCSP)
  - 0.8 mm × 0.8 mm, 0.4-mm Pitch, 0.5-mm Height

## **Applications**

- **PDAs**
- Cell Phones
- **GPS Devices**
- MP3 Players
- **Digital Cameras**
- Peripheral Ports
- Portable Instrumentation

## 3 Description

The TPS22903 and TPS22904 are ultra-small, low ron single channel load switches with controlled turnon. The device contains a P-channel MOSFET that can operate over an input voltage range of 1.1 V to 3.6 V. The switch is controlled by an on and off input (ON), which is capable of interfacing directly with low-voltage control signals. In TPS22904, a 85-Ω on-chip load resistor is added for output quick discharge when switch is turned off.


TPS22903 and TPS22904 are available in a spacesaving 4-terminal WCSP 0.4-mm pitch (YFP). The devices are characterized for operation over the freeair temperature range of -40°C to 85°C.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS22903	DCDCA (4)	0.00 mm 0.00 mm		
TPS22904	DSBGA (4)	0.80 mm × 0.80 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic





# **Table of Contents**

1	Features 1		9.2 Functional Block Diagram	12
2	Applications 1		9.3 Feature Description	
3	Description 1		9.4 Device Functional Modes	12
4	Revision History2	10	Application and Implementation	13
5	Device Comparison Table		10.1 Application Information	13
6	Pin Configuration and Functions		10.2 Typical Application	13
7		11	Power Supply Recommendations	15
′	Specifications	12	Layout	15
	7.1 Absolute Maximum Ratings		12.1 Layout Guidelines	
	7.3 Recommended Operating Conditions		12.2 Layout Example	15
	7.4 Thermal Information	13	Device and Documentation Support	
	7.5 Electrical Characteristics 4		13.1 Related Links	
	7.6 Switching Characteristics 5		13.2 Community Resources	
	7.7 Typical Characteristics		13.3 Trademarks	16
8	Parameter Measurement Information 11		13.4 Electrostatic Discharge Caution	16
9			13.5 Glossary	16
3	Detailed Description	14	Mechanical, Packaging, and Orderable Information	16

# 4 Revision History

## Changes from Revision C (April 2010) to Revision D

Page

•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device	
	and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1




# 5 Device Comparison Table

DEVICE	r <sub>ON</sub> TYPICAL AT 3.6 V	SLEW RATE AT 3.6 V	QUICK OUTPUT DISCHARGE <sup>(1)</sup>	MAXIMUM OUTPUT CURRENT	ENABLE
TPS22903	66 mΩ	5 µs max	No	500 mA	Active high
TPS22904	66 mΩ	5 µs max	Yes	500 mA	Active high

(1) This feature discharges the output of the switch to ground through a 85-Ω resistor, preventing the output from floating.

# 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		1/0	DESCRIPTION					
BALL NO.	NAME	I/O	DESCRIPTION					
A1	V <sub>IN</sub>	1	Input of the switch, bypass this input with a ceramic capacitor to ground					
A2	V <sub>OUT</sub>	0	Output of the switch					
B1	ON	I	Switch control input, active high, do not leave floating					
B2	GND	_	Ground					

# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
$V_{IN}$	Input voltage	-0.3	4	V
$V_{OUT}$	Output voltage		$V_{IN} + 0.3$	V
$V_{ON}$	Input voltage	-0.3	4	V
$P_{D}$	Power dissipation at T <sub>A</sub> = 25°C		0.48	W
I <sub>MAX</sub>	Maximum continuous switch current		0.5	Α
T <sub>A</sub>	Operating free-air temperature	-40	85	°C
T <sub>lead</sub>	Maximum lead temperature (10-s soldering time)		300	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



## 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IN}$	Input voltage	1.1	3.6	V
V <sub>OUT</sub>	Output voltage		$V_{IN}$	V
V <sub>IH</sub>	High-level input voltage, ON	0.85	3.6	V
$V_{IL}$	Low-level input voltage, ON		0.4	V
C <sub>IN</sub>	Input capacitor	1		μF

### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	YFP (DSBGA)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	192.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	2.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	35.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	11.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	35.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 7.5 Electrical Characteristics

 $V_{IN} = 1.1 \text{ V to } 3.6 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CO	ONDITIONS	T <sub>A</sub>	MIN TYP <sup>(1)</sup>	MAX	UNIT
I <sub>IN</sub>	Quiescent current	$I_{OUT} = 0$ , $V_{IN} = V_{ON}$	١	Full		1	μΑ
I <sub>IN(OFF)</sub>	OFF-state supply current	V <sub>ON</sub> = GND, OUT :	= Open	Full		1	μΑ
I <sub>IN(LEAKAGE)</sub>	OFF-state switch current	$V_{ON} = GND, V_{OUT}$	= 0	Full		1	μΑ
			V 0.0V	25°C	66	90	
			$V_{IN} = 3.6 \text{ V}$	Full		95	
			V 0.5.V	25°C	75	95	
			V <sub>IN</sub> = 2.5 V	Full		110	
	ON state assistance			90	115	mΩ	
r <sub>ON</sub>	ON-state resistance	$I_{OUT} = -200 \text{ mA}$	V <sub>IN</sub> = 1.8 V	= 1.8 V Full 90	125		
			V 4.0V	25°C	full	175	
			$V_{IN} = 1.2 \text{ V}$	Full		185	
			V 4.4.V	25°C	157	275	
			V <sub>IN</sub> = 1.1 V	Full		300	
r <sub>PD</sub>	Output pulldown resistance	V <sub>IN</sub> = 3.3 V, V <sub>ON</sub> = I <sub>OUT</sub> = 30 mA	$V_{\text{IN}}$ = 3.3 V, $V_{\text{ON}}$ = 0 (TPS22904 only), $I_{\text{OUT}}$ = 30 mA		85	135	Ω
I <sub>ON</sub>	ON-state input leakage current	$V_{ON} = 1.1 \text{ V to } 3.6$	V or GND	Full		1	μΑ

(1) Typical values are at  $V_{IN} = 3.3 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .



# 7.6 Switching Characteristics


 $V_{\text{IN}} = 3.6 \text{ V}, T_{\text{A}} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

PARAMETER		TEST CONDITIONS	TPS22903			TPS22904			LINUT
		TEST CONDITIONS	MIN TYP <sup>(1)</sup>		MAX	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>ON</sub>	Turnon time	$I_{OUT} = 100 \text{ mA}, C_L = 0.1 \mu\text{F}$		0.9	1.5		0.9	1.5	μs
t <sub>OFF</sub>	Turnoff time	$I_{OUT} = 100 \text{ mA}, C_L = 0.1 \mu\text{F}$		5.8	8		5.3	7	μs
t <sub>r</sub>	V <sub>OUT</sub> rise time	$I_{OUT} = 100 \text{ mA}, C_L = 0.1 \mu\text{F}$		0.80	5		0.8	5	μs
$t_{f}$	V <sub>OUT</sub> fall time	$I_{OUT}$ = 100 mA, $C_L$ = 0.1 $\mu$ F		8.3	10		5.8	7	μs

<sup>(1)</sup> Typical values are at  $T_A = 25$ °C.




## 7.7 Typical Characteristics




Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated










Submit Documentation Feedback


Copyright © 2009–2015, Texas Instruments Incorporated






Submit Documentation Feedback








# 8 Parameter Measurement Information





 $t_{\mbox{ON}}/t_{\mbox{OFF}}$  WAVEFORMS

A.  $t_{rise}$  and  $t_{fall}$  of the control signal is 100 ns.

Figure 27. Test Circuit and  $t_{\text{ON}}/t_{\text{OFF}}$  Waveforms




## 9 Detailed Description

#### 9.1 Overview

The TPS22903 and TPS22904 are single-channel load switches with controlled turnon.

The devices contain a P-channel MOSFET that can operate over an input voltage range of 1.1 V to 3.6 V. The switch is controlled by an on and off input (ON), which is capable of interfacing directly with low-voltage control signals. In TPS22904, a  $85-\Omega$  on-chip load resistor is added for output quick discharge when switch is turned off. Both devices are available in a space-saving 4-terminal WCSP 0.4-mm pitch (YFP).

### 9.2 Functional Block Diagram



### 9.3 Feature Description

#### 9.3.1 ON/OFF Control

The ON pin controls the state of the switch. Activating ON continuously holds the switch in the ON-state as there is no fault. ON is active-high and has a low threshold, making it capable of interfacing with low voltage signals. The ON pin is compatible with standard GPIO logic thresholds. It can be used with any microcontroller with 1.2-V, 1.8-V, 2.5-V, or 3.3-V GPIOs.

#### 9.4 Device Functional Modes

Table 1 lists the VOUT pin connections as determined by the ON pin.

**Table 1. Functional Table** 

ON (CONTROL INPUT)	V <sub>IN</sub> TO V <sub>OUT</sub>	V <sub>OUT</sub> TO GND (TPS22904 ONLY)
L	OFF	ON
Н	ON	OFF



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

### 10.1.1 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between  $V_{IN}$  and GND. A 1- $\mu$ F ceramic capacitor,  $C_{IN}$ , placed close to the pins, is usually sufficient. Higher values of  $C_{IN}$  can be used to further reduce the voltage drop during high-current application. When switching heavy loads, TI recommends to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

#### 10.1.2 Output Capacitor (Optional)

Due to the integral body diode in the PMOS switch, a  $C_{IN}$  greater than  $C_{L}$  is highly recommended. A  $C_{L}$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed  $V_{IN}$  when the system supply is removed. This could result in current flow through the body diode from  $V_{OUT}$  to  $V_{IN}$ .

### 10.2 Typical Application




Figure 28. Typical Application Schematic

#### 10.2.1 Design Requirements

Table 2 lists the design parameters for the TPS22903 device.

**Table 2. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE				
VIN	1.8 V				
Load Current	0.3 A				
Ambient Temperature	25°C				

#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 VIN to VOUT Voltage Drop

The voltage drop from VIN to VOUT is determined by the ON-resistance of the device and the load current. RON can be found in *Electrical Characteristics* and is dependent on temperature. When the value of RON is found, Equation 1 can be used to calculate the voltage drop across the device:

$$\Delta V = I_{LOAD} \times R_{ON}$$

where

Submit Documentation Feedback



- ΔV = Voltage drop across the device
- I<sub>LOAD</sub> = Load current

R<sub>ON</sub> = ON-resistance of the device (1)

At VIN = 1.8 V, the TPS22903/4 has an RON value of 90 m $\Omega$ . Using this value and the defined load current, the above equation can be evaluated:

$$\Delta V = 0.30 \text{ A} \times 90 \text{ m}\Omega$$

where

• 
$$\Delta V = 27 \text{ mV}$$

Therefore, the voltage drop across the device will be 27 mV.

## 10.2.3 Application Curve

Figure 29 shows the expected voltage drop across the device for different load currents and input voltages.




Figure 29. Voltage Drop vs Load Current



# 11 Power Supply Recommendations

The device is designed to operate with a VIN range of 1.1 V to 3.6 V. This supply must be well regulated and placed as close to the device terminals as possible. It must also be able to withstand all transient and load currents, using a recommended input capacitance of 1  $\mu$ F if necessary. If the supply is more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 10  $\mu$ F may be sufficient.

### 12 Layout

## 12.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal and short-circuit operation. Using wide traces for  $V_{IN}$ ,  $V_{OUT}$ , and GND helps minimize the parasitic electrical effects along with minimizing the case-to-ambient thermal impedance.

### 12.2 Layout Example




Figure 30. Layout Example Recommendation



# 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	SAMPLE & BUY TECHNICAL DOCUMENTS		SUPPORT & COMMUNITY	
TPS22903	Click here	Click here	Click here	Click here	Click here	
TPS22904	Click here	Click here	Click here	Click here	Click here	

### 13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS22903YFPR	NRND	DSBGA	YFP	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	4P	
										(2, N)	
TPS22904YFPR	ACTIVE	DSBGA	YFP	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	4R	Samples
										(2, N)	bampies
TPS22904YFPT	ACTIVE	DSBGA	YFP	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	4R	Samples
										(2, N)	Daitiples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020


n no event shall TI's liability arising out of	such information exceed the total purchase p	rice of the TI part(s) at issue in this	document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 8-Sep-2023

## TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22903YFPR	DSBGA	YFP	4	3000	178.0	9.2	0.89	0.89	0.58	4.0	8.0	Q1
TPS22904YFPR	DSBGA	YFP	4	3000	178.0	9.2	0.89	0.89	0.58	4.0	8.0	Q1
TPS22904YFPT	DSBGA	YFP	4	250	178.0	9.2	0.89	0.89	0.58	4.0	8.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 8-Sep-2023




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22903YFPR	DSBGA	YFP	4	3000	220.0	220.0	35.0
TPS22904YFPR	DSBGA	YFP	4	3000	220.0	220.0	35.0
TPS22904YFPT	DSBGA	YFP	4	250	220.0	220.0	35.0



DIE SIZE BALL GRID ARRAY




### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated