



Order

Now







BQ24392

SLIS146G -JUNE 2012-REVISED SEPTEMBER 2017

BQ24392 Dual SPST USB 2.0 High Speed Switch with USB Battery Charging Specification Revision 1.2 Detection

1 Features

- USB 2.0 High Speed Switch
- Detects USB Battery Charging Specification Version 1.2 (BCv1.2) Compliant Chargers
- Compatible Accessories
 - Dedicated Charging Port
 - Standard Downstream Port
 - Charging Downstream Port
- Non-Standard Chargers
 - Apple[™] Charger
 - TomTom™ Charger
 - USB Chargers Not Compliant With Battery Charging Specification Version 1.2 (BCv1.2)
- -2 V to 28 V VBUS Voltage Range
- ESD Performance Tested per JESD 22
 - 4000-V Human-Body Model
 - 1500-V Charged-Device Model (C101)
- ESD Performance DP_CON/DM_CON to GND
 - ±8-kV Contact Discharge (IEC 61000-4-2)

2 Applications

- Mobile Phones
- Smart Phones
- Cameras
- GPS Systems

3 Description

The BQ24392 is a dual single-pole single-throw (SPST) USB 2.0 high-speed isolation switch with charger detection capabilities for use with micro and mini-USB ports. This USB switch allows mobile phones, tablets, and other battery operated electronics to be charged from different adapters with minimal system software. The device's charger detection circuitry can support USB Battery Charging version 1.2 (BCv1.2) compliant, Specification TomTom™. Apple™, and other non-standard chargers.


The BQ24392 device is powered through VBUS when a charger is attached to the micro or mini-USB port and has a 28-V tolerance to avoid the need for external protection.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)					
BQ24392	UQFN (10)	2.05 mm × 1.55 mm					

(1) For all available packages, see the orderable addendum at the end of the datasheet.

480-Mbps USB 2.0 Eye Diagram With USB Switch



1

2

3

4

5

6

7

Copyright © 2012-2017, Texas Instruments Incorporated

C	Changes from Revision B (October 2014) to Revision C						
•	Updated Features.	1					

Changes from Revision A (June 2012) to Revision B					
•	Added ESD Rating table, Feature Description section, Device Functional Modes, Application and Implementation				
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	ł			
	Mechanical, Packaging, and Orderable Information section	1			

Features	7.3 Feature Description7
Applications 1	7.4 Device Functional Modes8
Description 1	8 Application and Implementation
Revision History2	8.1 Application Information9
Pin Configuration and Functions	8.2 Typical Application 10
Specifications	9 Power Supply Recommendations 11
6.1 Absolute Maximum Ratings 4	10 Layout 12
6.2 ESD Ratings	10.1 Layout Guidelines 12
6.3 Recommended Operating Conditions	10.2 Layout Example 13
6.4 Thermal Information	11 Device and Documentation Support 14
6.5 Electrical Characteristics5	11.1 Receiving Notification of Documentation Updates 14
6.6 Typical Characteristics 5	11.2 Community Resources 14
Detailed Description	11.3 Trademarks 14
7.1 Overview	11.4 Electrostatic Discharge Caution 14
7.2 Functional Block Diagram 6	12 Mechanical, Packaging, and Orderable Information 14

Table of Contents

Revision History 4

Changes from Revision F (July 2017) to Revision G

Changes from Revision E (February 2017) to Revision F Page Changes from Revision D (January 2016) to Revision E Page Changes from Revision C (January 2015) to Revision D Page

www.ti.com

Page


RUMENTS

2



BQ24392 SLIS146G – JUNE 2012–REVISED SEPTEMBER 2017

5 Pin Configuration and Functions



Pin Functions

	PIN		DESCRIPTION					
NO.	NAME	I/O	DESCRIPTION					
1	SW_OPEN	0	USB switch status indicator Open-drain output. $10k\Omega$ external pull-up resistor required SW_OPEN = LOW indicates when switch is connected SW_OPEN = HIGH-Z indicates when then switch is not connected					
2	DM_HOST	I/O	D- signal to transceiver					
3	DP_HOST	I/O	D+ signal to transceiver					
4	CHG_AL_N	0	Charging status indicator Open-drain output. $10k\Omega$ external pull-up resistor required CHG_AL_N = LOW indicates when charging is allowed CHG_AL_N = HIGH-Z indicates when charging is not allowed					
5	GOOD_BAT	I	Battery status indication from system GOOD_BAT = LOW indicates a dead battery GOOD_BAT = HIGH indicates a good battery					
6	GND	-	Ground					
7	DP_CON	I/O	D+ signal from USB connector					
8	DM_CON	I/O	D- signal from USB connector					
9	VBUS	I	Supply pin from USB connector					
10 CHG_DET O Charger detection indicator Push-Pull output to system CHG_DET = LOW indicates when a charger is not detected		Push-Pull output to system						

6 Specifications

6.1 Absolute Maximum Ratings

over -40°C to 85°C temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	VBUS	-2	28	V
	CHG_AL_N	-2	28	V
	DM_HOST	-0.3	7	
Innut Valtage	DP_HOST	-0.3	7	
Input Voltage	GOOD_BAT	-0.3	7	V
	DP_CON	-0.3	7	v
	DM_CON	-0.3	7	
	CHG_DET	-0.3	7	
T _{stg}	Storage temperature range	65	150	°C

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\rm (2)}$	±1500	V
		IEC Contact discharge pins DP_CON and DM_CON to GND	±8000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

6.3 Recommended Operating Conditions

	MIN	МАХ	UNIT
VBUS	4.75	5.25	V
GOOD_BAT	0	VBUS	
DM_HOST	0	3.6	
DP_HOST	0	3.6	
DM_CON	0	3.6	
DP_CON	0	3.6	

6.4 Thermal Information

		bq24392	
	THERMAL METRIC ⁽¹⁾	RSE	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	167.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	78.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	95.8	°C/W
ΨJT	Junction-to-top characterization parameter	4.7	°C/W
ΨJB	Junction-to-board characterization parameter	95.9	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.


6.5 Electrical Characteristics

 $V_{BUS} = 4.5$ V to 5.5 V, $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)⁽¹⁾

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{VBUS_VALID}	VBUS Valid threshold		Rising VBUS threshold		3.5		V
V _{OH}	CHG_DET	CHG_DET	I _{OH} = -2 mA	3.5		VBUS	V
V _{OL}	CHG_DET, SW_OPEN, CHG_AL_N	CHG_DET, SW_OPEN, CHG_AL_N	I _{OL} = 2 mA			0.4	v
V _{IH}	High-level input voltage			1.1			V
V _{IL}	Low-level input voltage	GOOD BAT				0.5	V
R _{PD}	Internal pull-down resistance				950		kΩ
t _{DBP}	Dead battery provision timer				32	45	Mins
V _{USBIO}	ON- state resistance match between			0		3.6	V
R _{ON}	ON-state resistance	DM_CON, DP_CON.			3.5	6.9	Ω
R _{ON} (flat)	ON-state resistance flatness	DF_CON, DM_HOST, DP_HOST	ST, and $I_{DM CON} = -2 \text{ mA}$		1.1		Ω
ΔR_{ON}	ON- state resistance match between channels		V_{DM_HOST} and $V_{DP_HOS}T$ = 0.4 V, I_{DP_CON} and I_{DM_CON} = –2 mA		0.5		Ω
I _{CC-SW} (ON)	Current consumption		$V_{VBUS} = 5V,$ $V_{IH(GOOD_BAT)} = 1.1 V$		250		μA
CC-SW (ON)	ourient consumption		$V_{VBUS} = 5 V,$ $V_{IH(GOOD_BAT)} = 2.5 V$		80		μA
I _{CC-SW (OFF)}	Current consumption with U	SB switch off	V_{VBUS} = 5 V; USB Switch OFF		45		μA
I _{USBI/O (ON)}	Leakage current with USB s	witch on	V_{DM_HOST} and V_{DP_HOST} = 0 to 3.6 V, I_{DP_CON} and \overline{I}_{DM_CON} = –2 mA		50		nA
IUSBI/O (OFF)	Leakage current with USB s	witch off			45		nA
C _{I(OFF)}	Capacitance with USB switch off	DP_HOST, DM_HOST			2		pF
C _{O(OFF)}	Capacitance with USB switch off	DP_CON, DM_CON	DC bias = 0 V or 3.6 V, f = 10 MHz		10		pF
C _{I(ON)}	Capacitance with USB switch on	DP_HOST, DM_HOST	DC bias = 0 V or 3.6 V, I = 10 MHZ		11		pF
C _{O(ON)}	Capacitance with USB switch on	DP_CON, DM_CON			11		pF
BW	Bandwidth		$R_L = 50 \Omega$, Switch ON		920		MHz
O _{ISO}	Isolation with USB switch of	f	f = 240 MHz, R_L = 50 Ω , Switch OFF		-26		dB
X _{TALK}	Crosstalk		$f = 240 \text{ MHz}, \text{ R}_{\text{L}} = 50 \Omega$		-30.5		dB

(1) CHG_DET max value will be clamped at 7 V when V_{VBUS} > 7 V

6.6 Typical Characteristics






7 Detailed Description

7.1 Overview

The BQ24392 is a USB 2.0 high-speed isolation switch with charger detection capabilities for use with micro and mini-USB ports. Upon plugin of a Battery Charging Specification 1.2 (BCv1.2) compliant, Apple[™], TomTom[™], or other USB charger into a micro or mini-USB connector, the device will automatically detect the charger and operate the USB 2.0 high-speed isolation switch.

The BQ24392 device is powered through VBUS when a charger is attached to the micro or mini-USB port and has a 28-V tolerance to avoid the need for external protection.

7.2 Functional Block Diagram




Copyright © 2017, Texas Instruments Incorporated



7.3 Feature Description

7.3.1 Charger Detection







Feature Description (continued)

When a micro or mini-USB accessory is inserted into the connector and once VBUS is greater than V_{VBUS_VALID} threshold, the BQ24392 will enter into the Data Contact Detection (DCD) state which includes a 600-ms timeout feature that is prescribed in the USB Battery Charging Specification version 1.2 (BCv1.2). If the micro or mini-USB accessory is determined to be USB BCv1.2 compliant, a 130-ms debounce period will initiate and the BQ24392 will proceed to its primary detection and then secondary detection states to determine if a Dedicated Charging Port (DCP), Standard Downstream Port (SDP), or Charging Downstream Port (CDP) is attached to the USB-port. The minimum detection time for a DCP, SDP, and CDP is 130 ms, but can be as long as 600 ms due to the slow plug in effect.

If the GOOD_BAT pin is high, the USB 2.0 switches are automatically closed to enable data transfer after the device detects a Standard Downstream Port (SDP) or Charging Downstream Port (CDP) was connected.

If Data Contact Detection (DCD) fails, the BQ24392 proceeds to detect whether an Apple or TomTom charger was inserted by checking the voltage level on DP_CON and DM_CON. Thus, for Apple and TomTom chargers, detection time typically takes ~600 ms.

The 3 output pins CHG_AL_N, CHG_DET, and SW_OPEN change their status at the end of detection. Table 1 is the detection table with the GPIO status for each type of supported charger. More information on how to use the GPIOs is available in *Using the BQ24392 GPIOs*.

Device Type	VBUS	DP_CON (D+)	DM_CON (D–)	GOOD_BAT (Input)	CHG_AL_N (Output)	CHG_DET (Output)	SW_OPEN (Output)	Switch Status	Charge Current
Standard Downstream Port	> 3.5 V	Pull-down R to GND	Pull-down R to GND	HIGH	LOW	LOW	LOW	Connected	Charge with 100 mA/ Change the input current based on enumeration
				LOW	LOW	LOW	High-Z	Not Connected	Charge with 100 mA
Charging	> 3.5 V	Pull-down R to GND	V	HIGH	LOW	HIGH	LOW	Connected	Charge with full current
Downstream Port	> 3.5 V		V _{DM_SRC}	LOW	LOW	HIGH	High-Z	Not Connected	Charge with 100 mA
Dedicated Charging Port	> 3.5 V	Short to D-	Short to D+	x	LOW	HIGH	High-Z	Not Connected	Charge with full current
Apple Charger	> 3.5 V	$2.0 < V_{DP_{CON}} < 2.8$	$2.0 < V_{DM_{CON}} < 2.8$	х	LOW	HIGH	High-Z	Not Connected	Charge with full current
TomTom Charger	> 3.5 V	$2.0 < V_{DP_{CON}} < 3.1$	$2.0 < V_{DM_{CON}} < 3.1$	х	LOW	HIGH	High-Z	Not Connected	Charge with full current
PS/2 Charger	> 3.5 V	Pull-up R to V_{VBUS}	Pull-up R to V_{VBUS}	х	LOW	LOW	High-Z	Not Connected	Charge with 100 mA
Non-compliant USB Charger	> 3.5 V	Open	Open	х	LOW	LOW	High-Z	Not Connected	Charge with 100 mA
Any Device	< 3.5 V	Open	Open	х	High-Z	LOW	High-Z	Not Connected	No Charge
Any Device DBP Timer Expired	> 3.5 V	х	Х	LOW	High-Z	LOW	High-Z	Not Connected	No Charge

Table 1. Detection Table

If a charge has been detected and the GOOD_BAT pin is low, a Dead Battery Provision (DBP) timer is initiated. If the GOOD_BAT continues to be low for 30 minutes (maximum of 45 minutes), charging is disabled and CHG_AL_N goes into the High-Z state to indicate this. Toggling GOOD_BAT high after the DBP timer expires restarts detection and the DBP timer.

7.4 Device Functional Modes

The BQ24392 has two functional modes USB switch ON and USB switch OFF.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Using the BQ24392 GPIOs

8.1.1.1 CHG_AL and CHG_DET

The BQ24392 has 2 charger indicators, CHG_AL_N and CHG_DET, that the host can use to determine whether it can charge and if it can charge at a low or high current. Table 2 demonstrates how these outputs should be interpreted. CHG_AL_N is an open drain output and is active when the output of the pin is low. CHG_DET is a push-pull output and is high in the active state.

Table 2. bq24392 Outputs

CHG_AL_N	CHG_DET	
High-Z	x	Charging is not allowed
Low	Low	Low-current charging is allowed
Low	High	High-current charging is allowed

The system must define what is meant by low-current and high-current charging. If CHG_DET is high, a system could try to draw 2 A, 1.5 A, or 1.0 A. If the system is trying to support > 1.5-A chargers, then the system has to use a charger IC that is capable of monitoring the VBUS voltage as it tries to pull the higher current values. If the voltage on VBUS starts to drop because that high of a current is supported then the system has to reduce the amount of current it is trying to draw until it finds a stable state with VBUS not dropping.

8.1.1.2 SW_OPEN

SW_OPEN is an open drain output that indicates whether the USB switches are opened or closed. In the High-Z state the switches are open and in the active, or low state, the switches are closed. The host should monitor this pin to know when the switches are closed or open.

8.1.1.3 GOOD_BAT

GOOD_BAT is used by the host controller to indicate the status of the battery to the BQ24392. This pin affects the switch status for a SDP or CDP, and it also affects the Dead Battery Provision (DBP) timer as discussed in the *Charger Detection* section.

8.1.1.4 Slow Plug-in Event

As you insert a charger into the USB receptacle, the pins are configured so that the VBUS and GND pins make contact first. This presents a problem as the BQ24392 (or any other charger detection IC) requires access to the D+ and D- lines to run detection. This is why the BQ24392 has a standard 130-ms debounce time after VBUS valid to run the detection algorithm. This delay helps minimize the effects of the D+ and D- lines making contact after VBUS and GND.

Figure 4 is from the datasheet of a standard male micro-USB connector and shows how the data connections (red line) are slightly recessed from the power connections (blue line).







Figure 4. Data Connections Recessed from Power Connections

However, in some cases the charger is inserted very slowly, causing the VBUS and GND to make contact long before D₊ and D₋. Due to this effect, there is no guaranteed detection time as the detection time can vary based on how long it takes to insert the charger. If longer than 600 ms is taken to insert the charger into the USB receptacle, the detection algorithm of the BQ24392 will timeout and instead of the charger being detected as a DCP, it is now detected as a nonstandard charger (D₊ and D₋ floating).

8.2 Typical Application

The BQ24392 device is used between the micro or mini-USB connector port and USB host to enable and disable the USB data path and detect chargers that are inserted into the micro or mini-USB connector.



Copyright © 2017, Texas Instruments Incorporated

Figure 5. Application Schematic



Typical Application (continued)

8.2.1 Design Requirements

VBUS requires 1μ F - 10μ F and 0.1- μ F bypass capacitors to reduce noise from circuit elements by providing a low impedance path to ground for the unwanted high frequency content. The 0.1- μ F capacitor filters out higher frequencies and has a lower series inductance while the 1μ F ~1 0μ F capacitor filters out the lower frequencies and has a much higher series inductance. Using both capacitors will provide better load regulation across the frequency spectrum.

SW_OPEN and CHG_AL_N are open-drain outputs that require a 10-k Ω pull-up resistor to VDDIO.

VBUS, DM_CON, and DP_CON are recommended to have an external resistor of $2.2-\Omega$ to provide extra ballasting to protect the chip and internal circuitry.

DM_CON and DP_CON are recommended to have a 1-pF external ESD protection diode rated for 8-kV IEC protection to prevent failure in case of an 8-kV IEC contact discharge.

VBUS is recommended to have a 1-pF ~ 10-pF external ESD Protection Diode rated for 8-kV IEC protection to prevent failure in case of an 8-kV IEC contact discharge

CHG_DET is a push-pull output pin. An external pull-up and diode are shown to depict a typical 3.3-V system. The pull-up resistor and diode are optional. The pull-up range on the CHG_DET pin is from 3.5 V to V_{VBUS} . When $V_{VBUS} > 7 V$, CHG_DET will be clamped to 7 V.

8.2.2 Detailed Design Procedure

The minimum pull-up resistance for the open-drain data lines is a function of the pull-up voltage V_{PU} , output logic LOW voltage $V_{OL(max)}$, and Output logic LOW current I_{OL} .

 $R_{PU(MIN)} = (V_{PU} - V_{OL/MAX}) / I_{OL}$


(1)

(2)

The maximum pull-up resistance for the open-drain data lines is a function of the maximum rise time of the desired signal, t_r , and the bus capacitance, C_b .

 $R_{PU(MAX)} = t_r / (0.8473 \times C_b)$

8.2.3 Application Curves



9 Power Supply Recommendations

Power to the device is supplied through the VBUS pin from the device that is inserted into the mini or micro-USB port. The power from the inserted devices should follow the USB 2.0 standard 5 V at 500 mA. VBUS also requires $1\mu F - 10\mu F$ and $0.1-\mu F$ bypass capacitors to reduce noise from circuit elements by providing a low impedance path to ground for the unwanted high frequency content.



10 Layout

10.1 Layout Guidelines

Place VBUS bypass capacitors as close to VBUS pin as possible and avoid placing the bypass caps near the DP/DM traces.

The high speed DP/DM traces should always be matched lengths and must be no more than 4 inches; otherwise, the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance of 90 $\Omega \pm 15\%$. In layout, the impedance of DP and DM traces should match the cable characteristic differential 90- Ω impedance.

Route the high-speed USB signals on the plane closest to the ground plane, whenever possible.

Route the high-speed USB signals using a minimum of vias and corners. This reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.


Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or IC's that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub should be less than 200 mils.

Route all high-speed USB signal traces over continuous planes (VCC or GND), with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in Figure 8.



Copyright © 2017, Texas Instruments Incorporated

Figure 8. Four-Layer Board Stack-Up

The majority of signal traces should run on a single layer, preferably SIGNAL1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. Sufficient decoupling must be used when running signal traces across split planes is unavoidable. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.



10.2 Layout Example




Figure 9. Package Layout Example



11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments. Apple is a trademark of Apple. TomTom is a trademark of TomTom International. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24392RSER	ACTIVE	UQFN	RSE	10	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	АРН	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF BQ24392 :



PACKAGE OPTION ADDENDUM

10-Dec-2020

• Automotive: BQ24392-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24392RSER	UQFN	RSE	10	3000	180.0	8.4	1.68	2.13	0.76	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

7-Sep-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24392RSER	UQFN	RSE	10	3000	202.0	201.0	28.0


RSE0010A



PACKAGE OUTLINE

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




RSE0010A

EXAMPLE BOARD LAYOUT

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




RSE0010A

EXAMPLE STENCIL DESIGN

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated