



DESCRIPTION

The MP1925 is a high-frequency, half-bridge, N-channel power MOSFET driver. Its low-side and high-side driver channels are controlled independently and matched with less than 5ns of time delay. Under-voltage lockout (UVLO) on both the high-side and low-side supplies forces the outputs low in the event that the supply is insufficient. The integrated bootstrap diode reduces the external component count.

MP1925 is available in a QFN-8 (4mmx4mm) package.

FEATURES


- Drives an N-Channel MOSFET Half-Bridge
- 115V Bootstrap Voltage Range
- On-Chip Bootstrap Diode
- Typical Propagation Delay of 20ns
- Gate Driver Matching of Less than 5ns
- Drives a 2.2nF Load with 15ns of Rise Time and 10ns of Fall Time at 12V VDD
- TTL-Compatible Input
- Quiescent Current of Less than 150µA
- UVLO for Both High-Side and Low-Side **Gate Drivers**
- Available in a QFN-8 (4mmx4mm) Package

APPLICATIONS

- **Motor Drivers**
- Telecom Half-Bridge Power Supplies
- Avionics DC/DC Converters
- Two-Switch Forward Converters
- **Active Clamp Forward Converters**

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION





ORDERING INFORMATION

Part Number*	Package	Top Marking
MP1925HR	QFN-8 (4mmx4mm)	See Below

* For Tape & Reel, add suffix –Z (e.g. MP1925HR–Z) For RoHS compliant packaging, add suffix –LF (e.g. MP1925HR–LF–Z)


TOP MARKING

MPSYWW MP1925

LLLLLL

MPS: MPS prefix Y: Year code WW: Week code MP1925: Part number LLLLL: Lot number

PACKAGE REFERENCE



PIN FUNCTIONS

Pin#	Name	Description			
1	VDD	Supply input. VDD supplies power to the internal circuitry. Place a decoupling capacitor to ground close to VDD to ensure a stable and clean supply.			
2	BST	Bootstrap. BST is the positive power supply for the internal floating high-side MOSFET driver. Connect a bypass capacitor between BST and SW.			
3	DRVH	Floating driver output.			
4	SW	Switching node.			
5	INH	Control signal input for the floating driver.			
6	INL	Control signal input for the low-side driver.			
7	VSS, exposed pad	Chip ground. Connect the exposed pad to VSS for proper thermal operation.			
8	DRVL	Low-side driver output.			



ABSOLUTE MAXIMUM RATINGS (1)

Supply voltage (V_{DD})0.3V to +18V SW voltage (V_{SW})5.0V to +105V SW voltage (V_{SW})25V(<100ns) to +105V BST voltage (V_{BST})15V(<100ns) to +115V BST voltage (V_{BST})15V(<100ns) to +115V BST to SW0.3V to +18V DRVH to SW (2)5V(<100ns) to 18.3V DRVH to VSS5V(<100ns) to 18.3V DRVH to VSS15V (<100ns) to (BST - SW) + 0.3V DRVH to VSS (2)0.3V to 18.3V DRVL to VSS (2)0.3V to 18.3V DRVL to VSS (2)5V(<100ns) to 18.3V INH/NL to VSS0.3V to (V_{DD})
INH/INL to VSS
All other pins
Continuous power dissipation ($T_A = 25^{\circ}C$) (3)
QFN-8 (4mmx4mm)
Lead temperature 260°C
Storage temperature65°C to +150°C
Recommended Operating Conditions (4)
Supply voltage (V_{DD})

SW slew rate<50V/ns

.....-40°C to +125°C

Operating junction temp $(T_J = T_A)$

Thermal Resistar	nce ⁽⁵⁾	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$	
QFN-8 (4mmx4mm))	47	7	.°C/W

Notes:

- 1) Exceeding these ratings may damage the device. The repetitive pulse rating is guaranteed for period of 100ns or less with a maximum repetition rate of 1000kHz when VDD is 15V or less.
- DRVH and DRVL are outputs pins, cannot be connected to external supply voltage.
- The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by PD (MAX) = (TJ (MAX) - T_A) / θ_{JA}. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions

3

Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 V_{DD} = V_{BST} - V_{SW} = 12V, V_{SS} = V_{SW} = 0V, no load at DRVH and DRVL, T_J = -40°C to +125°C, typical value is tested at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply Currents						
VDD quiescent current	I _{DDQ}	INL = INH = 0		110	150	μA
VDD operating current	I _{DDO}	f _{SW} = 500kHz		9		mA
Floating driver quiescent current	I _{BSTQ}	INL = INH = 0		60	90	μA
Floating driver operating current	I _{BSTO}	f _{SW} = 500kHz		8		mA
Leakage current	I _{LK}	BST = SW = 100V		0.05	1	μA
Inputs						
INL/INH high				2	2.4	V
INL/INH low			1	1.4		V
INL/INH internal pull-down	R _{IN}			185		kΩ
resistance	KIN			165		N22
Under-Voltage Protection						
VDD rising threshold	V_{DDR}		6	6.8	7.2	V
VDD hysteresis	V_{DDH}			0.4		V
BST-SW rising threshold	V _{BSTR}		5.8	6.5	6.9	V
BST-SW hysteresis	V _{BSTH}			0.4		V
Bootstrap Diode						
Bootstrap diode VF at 100µA	V _{F1}			0.5		V
Bootstrap diode VF at 100mA	V_{F2}			0.95		V
Bootstrap diode dynamic R	R₀	At 100mA		2.5		Ω
Low-Side Gate Driver						
Low-level output voltage	Voll	I _O = 100mA		0.1		V
High-level output voltage to rail	Vohl	I _O = -100mA		0.19		V
Source current (6)	Іонь	$V_{DRVL} = 0V$, $V_{DD} = 12V$		3		Α
Source current (9)		$V_{DRVL} = 0V$, $V_{DD} = 16V$		4.7		Α
Circle company (6)		$V_{DRVL} = V_{DD} = 12V$		4.5		Α
Sink current (6)	IOLL	V _{DRVL} = V _{DD} = 16V		6		Α
Floating Gate Driver						
Low-level output voltage	V_{OLH}	I _O = 100mA		0.1		V
High-level output voltage to rail	V_{OHH}	I _O = -100mA		0.19		V
Course ourrent (6)	ı	$V_{DRVH} = 0V, V_{DD} = 12V$		2.6		Α
Source current (6)	Іонн	V _{DRVH} = 0V, V _{DD} = 16V		4		Α
Cink august (6)		$V_{DRVH} = V_{DD} = 12V$		4.5		Α
Sink current (6)	Іогн	$V_{DRVH} = V_{DD} = 16V$		5.9		Α



ELECTRICAL CHARACTERISTICS (continued)

 V_{DD} = V_{BST} - V_{SW} = 12V, V_{SS} = V_{SW} = 0V, no load at DRVH and DRVL, T_J = -40°C to +125°C, typical value is tested at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units	
Switching Specification – Low-Side Gate Driver							
Turn-off propagation delay INL falling to DRVL falling	tolff			20		ns	
Turn-on propagation delay INL rising to DRVL rising	t _{DLRR}			20			
DRVL rise time		C _L = 2.2nF		15		ns	
DRVL fall time		C _L = 2.2nF		10		ns	
Switching Specification – Floating	ng Gate D	river					
Turn-off propagation delay INH falling to DRVH falling	t _{DHFF}			20		ns	
Turn-on propagation delay INH rising to DRVH rising	t dhrr			20		ns	
DRVH rise time		$C_L = 2.2 nF$		15		ns	
DRVH fall time		$C_L = 2.2 nF$		10		ns	
Switching Specification – Match	ing						
Floating driver turn-off to low-side driver turn-on ⁽⁶⁾	t _{MON}			1	5	ns	
Low-side driver turn-off to floating driver turn-on ⁽⁶⁾	t _{MOFF}			1	5	ns	
Minimum input pulse width that changes the output ⁽⁶⁾	t _{PW}				50	ns	
Bootstrap diode turn-on or turn-off time ⁽⁶⁾	t BS			10		ns	
Thermal shutdown				150		°C	
Thermal shutdown hysteresis		_		25		°C	

Note:

6) Guaranteed by design.

TIMING DIAGRAM





Figure 1: Timing Diagram



TYPICAL CHARACTERISTICS

 V_{DD} = 12V, V_{SS} = V_{SW} = 0V, T_A = 25°C, unless otherwise noted.



0.5

0.6

0.7

FORWARD VOLTAGE (V)

0.8

0.9

-60 -40 -20 0 20 40 60 80 100 120 140

TEMPERATURE (°C)

13 15

 $V_{DD,}V_{BST}(V)$

17 19

9


11




TYPICAL CHARACTERISTICS (continued)

 V_{DD} = 12V, V_{SS} = V_{SW} = 0V, T_A = 25°C, unless otherwise noted.


Sink Current vs. V_{DD} Voltage




Source Current vs. V_{DD} Voltage



Source Current vs.
Output Voltage
VDD = 12V



Sink Current vs. Output Voltage V_{DD} = 12V



© 2020 MPS. All Rights Reserved.




TYPICAL PERFORMANCE CHARACTERISTICS


 V_{DD} = 12V, V_{SS} = V_{SW} = 0V, T_A = 25°C, unless otherwise noted.


Turn-On Propagation Delay

Turn-Off Propagation Delay


Gate Drive Matching t_{MOFF}









Gate Drive Matching t_{MON}



Drive Rise Time 2.2nF load



Drive Fall Time





FUNCTIONAL BLOCK DIAGRAM




Figure 2: Functional Block Diagram



APPLICATION INFORMATION

The input signals of INH and INL can be controlled independently. If both INH and INL control the high-side and low-side MOSFETs of the same bridge, set a sufficient dead time

between INH and INL low (and vice versa) to avoid shoot-through (see Figure 3). Dead time is defined as the time interval between INH low and INL low.




Figure 3: Shoot-Through Timing Diagram



REFERENCE DESIGN CIRCUITS

Half-Bridge Converter

The MP1925 drives the MOSFETS via alternating signals with dead time in half-bridge converter topology. The input voltage can rise up

to 100V with the alternating signals (INT and INL) coming from the PWM controller (see Figure 4).




Figure 4: Half-Bridge Converter

Two-Switch Forward Converter

In two-switch forward converter topology, both MOSFETs turn on and off simultaneously. The input signals (INH and INL) come from a PWM controller that senses the output voltage and output current during current mode control.

The Schottky diodes clamp the reverse swing of the power transformer, and must be rated for the input voltage. The input voltage can rise up to 100V (see Figure 5).




Figure 5: Two-Switch Forward Converter



Active Clamp Forward Converter

In active clamp forward converter topology, the MP1925 drives the MOSFETs with alternating signals. The high-side MOSFET, in conjunction with C_{reset} , is used to reset the power transformer without loss.

This topology is optimal for running at duty cycles exceeding 50%. The device may not be able to run at 100V in this topology (see Figure 6).






Figure 6: Active Clamp Forward Converter



PACKAGE INFORMATION


QFN-8 (4mmx4mm)






TOP VIEW

BOTTOM VIEW



SIDE VIEW



NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220. 5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN



Revision History

Revision #	Revision Date	Description	Pages Updated
1.01	07/24/2020	Update transient negative Absolute Maximum Ratings	Page 3

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.