

SOP-8

Preliminary

TSM1N45D

450V N-Channel Power MOSFET

PRODUCT SUMMARY

5-	1. Source 1 2. Gate 1	8. Drain 1 7. Drain 1	V _{DS} (V)	R _{DS(on)} (Ω)	I _D (A)
	3. Source 2 4. Gate 2	6. Drain 2 5. Drain 2	450	4.25 @ V _{GS} =10V	0.25

General Description

The TSM1N45 is N-Channel enhancement mode power field effect transistors are produced using planar DMOS technology process.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand higher energy pulse in the avalanche and commutation mode. There devices are well suited for electronic ballasts base and half bridge configuration.

Features

- Low gate charge @ typical 6.5nC
- Low Crss @ typical 6.5pF
- Avalanche energy specified
- Improved dv/dt capability
- Gate-Source Voltage ±50V guaranteed

Ordering Information

Part No.	Package	Packing
TSM1N45DCS RL	SOP-8	2.5Kpcs / 13" Reel

Pin Definition

$\frac{\text{Block Diagram}}{G_1 \circ \bigcup_{S_1}^{D_1} G_2 \circ \bigcup_{S_2}^{D_2}}$

Dual N-Channel MOSFET

Absolute Maximum Rating (Ta = 25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	450	V
Gate-Source Voltage	V _{GS}	±50	V
Continuous Drain Current	I _D	0.5	А
Pulsed Drain Current (Note 1)	I _{DM}	4	А
Single Pulse Drain to Source Avalanche Energy (Note 2)	E _{AS}	108	mJ
Avalanche Current (Note 1)	I _{AR}	0.5	А
Repetitive Avalanche Energy (Note 1)	E _{AR}	0.25	mJ
Peak Diode Recovery dv/dt (Note 3)	dv/dt	5.5	V/ns
Maximum Power Dissipation @Ta = 25°C	P _D	0.9	W
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55 to +150	°C

Thermal Performance

Parameter	Symbol	Limit	Unit
Thermal Resistance - Junction to Ambient	RƏ _{JA}	80	°C/W

Notes: Surface mounted on FR4 board t ≤ 10sec



TSM1N45D Preliminary

450V N-Channel Power MOSFET

Electrical Specifications (Ta=25°C, unless otherwise noted)

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
Static						
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_{D} = 250uA$	BV _{DSS}	450			V
Drain-Source On-State Resistance	$V_{GS} = 10V, I_D = 0.25A$	R _{DS(ON)}		3.4	4.25	Ω
	$V_{DS} = V_{GS}, I_{D} = 250 \text{uA}$		2.3	3.0	3.7	V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \text{mA}$	V _{GS(TH)} 3	3.0	4.2	4.9	
Zero Gate Voltage Drain Current	$V_{DS} = 450V, V_{GS} = 0V$	I _{DSS}			10	uA
Gate Body Leakage	$V_{GS} = \pm 50 V$, $V_{DS} = 0 V$	I _{GSS}			±100	nA
Forward Transconductance	$V_{DS} = 50V, I_{D} = 0.25A$	g _{fs}		0.7		S
Diode Forward Voltage	$I_{S} = 1A, V_{GS} = 0V$	V _{SD}			1.5	V
Dynamic ^b						
Total Gate Charge	$V_{DS} = 360V, I_{D} = 0.5A,$	Qg		6.5		
Gate-Source Charge	$V_{GS} = 10V$	Q _{gs}		0.9		nC
Gate-Drain Charge	(Note 4,5)	Q_gd		3.2		
Input Capacitance		C _{iss}		185		
Output Capacitance	$V_{\rm DS} = 25 V, V_{\rm GS} = 0 V,$	C _{oss}		29		pF
Reverse Transfer Capacitance	f = 1.0MHz	C _{rss}		6.5		
Switching ^c						
Turn-On Delay Time		t _{d(on)}		7.5		
Turn-On Rise Time	$V_{GS} = 25V, I_D = 0.5A,$	t _r		21		
Turn-Off Delay Time	$V_{DS} = 225V, R_G = 25\Omega$	t _{d(off)}		23		nS
Turn-Off Fall Time	(Note 4,5)	t _f		36		<u>] </u>
Drain-Source Diode Characteristics	and Maximum Ratings					
Maximum Continuous Drain-Source Di	Is			0.5	Α	
Maximum Pulsed Drain-Source Diode Forward Current		I _{SM}			4.0	A
Drain-Source Diode Forward Voltage	$V_{GS} = 25V, I_{S} = 0.5A$	V _{SD}			1.4	V
Reverse Recovery Time	V _{GS} = 25V, I _S = 0.5A. dI _F /dt = 100A/µS	t _{rr}		102		nS
Reverse Recovery Charge	(Note 4)	Q _{rr}		0.26		μC

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature

2. L=75mH, I_{AS}=1.6A, V_{DD}=50V, R_G=25Ω, Starting T_J=25°C

3. $I_{SD} \le 0.5A$, di/dt $\le 300A/\mu S$, $V_{DD} \le BV_{DSS}$, Starting $T_J=25^{\circ}C$ 4. Pulse test: pulse width $\le 300uS$, duty cycle $\le 2\%$

5. Essentially independent of operating temperature 6. a) Reference point of the is the drain $R\Theta_{JL}$ lead

b) When mounted on 3"x4.5" FR-4 PCB without any pad copper in a still air environment (RO_{JA} is the sum of the junction-to-case and case-to-ambient thermal resistance. RO_{CA} is determined by the user's board design)




Preliminary


TSM1N45D

450V N-Channel Power MOSFET


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform



EAS Test Circuit & Waveform






Preliminary

TSM1N45D

450V N-Channel Power MOSFET


Diode Reverse Recovery Time Test Circuit & Waveform





Preliminary TSM1N45D 450V N-Channel Power MOSFET

SOP-8 Mechanical Drawing



SOP-8 DIMENSION					
DIM	MILLIMETERS		INCHES		
	MIN	MAX	MIN	MAX.	
А	4.80	5.00	0.189	0.196	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27BSC		0.05BSC		
K	0.10	0.25	0.004	0.009	
М	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	



Preliminary TSM1N45D 450V N-Channel Power MOSFET

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.