


GENERAL DESCRIPTION

The 83210 is a low skew, 1-to-10 HSTL Fanout Buffer. The class II HSTL outputs are balanced push-pull in design, capable of delivering 16mA into a 10pF load. This class allows both source series termination and symmetrically double parallel termination.


FEATURES

- Ten single-ended HSTL outputs
- One single-ended HSTL clock input
- Maximum input frequency: 150MHz
- Output skew: 110ps (maximum)
- Part-to-part skew: 2ns (maximum)
- 1.5V power supply
- 0°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

BLOCK DIAGRAM



PIN ASSIGNMENT



32-Lead TQFP7mm x 7mm x 1.0mm package body **Y package**Top View



TABLE 1. PIN DESCRIPTIONS

| Number | Name | Т | уре | Description |
|--|--|--------|----------|---|
| 1, 3, 7, 12, 13, 20, 21, 28, 29 | V _{DD} | Power | | Power supply pins. |
| 2, 5, 8, 9, 10, 16, 17, 24, 25, 31, 32 | GND | Power | | Power supply ground. |
| 4 | nOE | Input | Pulldown | Output enable/disable input pin. When LOW, outputs Qx outputs are enabled. When HIGH, Qx outputs are disabled low. LVCMOS/LVTTL interface levels. |
| 5 | IN | Input | | Single-ended reference clock input. HSTL interface levels. |
| 11, 14, 15, 18, 19, 22, 23, 26, 27, 30 | Q9, Q8, Q7, Q6, Q5, Q4, Q3, Q2, Q1, Q0 | Output | | Single-ended HSTL clock outputs. |

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C | Input Capacitance | | | 4 | | pF |
| R | Input Pulldown Resistor | | | 51 | | kΩ |
| C _{OUT} | Output Pin Capacitance | | | 4.5 | 6 | pF |
| R _{OUT} | Output Impedance | | | 20 | | Ω |



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_{po} -0.5 V to V_{po} + 0.5 V

Outputs, V_{0} -0.5V to V_{pp} + 0.5V

Package Thermal Impedance, θ_{la} 75.5°C/W (0 mps)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{DD} = 1.5V \pm 8\%$, TA = 0°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|--------------------------|-------------------------------------|---------|---------|---------|-------|
| V _{DD} | Power Supply Voltage | | 1.38 | 1.5 | 1.62 | V |
| l _{DD} | Power Supply Current | Outputs Loaded @ 62.5MHz | | 215 | 250 | mA |
| DDQ | Quiescent Supply Current | $V_{_{IN}} = 0V$, outputs disabled | | | 1 | mA |

Table 3B. LVCMOS / LVTTL DC Characteristics, $V_{_{DD}} = 1.5V \pm 8\%$, $T_{A} = 0^{\circ}C$ to $85^{\circ}C$

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|--------------------|-----|-----------------|---------------------|---------|-----------------------|-------|
| V | Input High Voltage | nOE | | 0.7*V _{DD} | | V _{DD} + 0.3 | V |
| V _{IL} | Input Low Voltage | nOE | | -0.3 | | 0.3*V _{DD} | V |
| I _{IH} | Input High Current | nOE | | | | 150 | μA |
| I | Input Low Current | nOE | | -5 | | | μA |

Table 3C. HSTL DC Characteristics, $V_{dd} = 1.5V \pm 8\%$, Ta = 0°C to 85°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|---------------------|----|-------------------------|---------|---------|-----------------------|-------|
| V | Input High Voltage | IN | V - 0.75V | 0.85 | | 1.8 | V |
| V _{IL} | Input Low Voltage | IN | $V_{_{REF}} = 0.75V$ | -0.3 | | 0.65 | V |
| V _{OH} | Output High Voltage | | I _{он} = -16mA | 1.0 | | V _{DD} + 0.3 | V |
| V _{oL} | Output Low Voltage | | $I_{ol} = 16mA$ | -0.3 | | 0.4 | V |



Table 4. AC Characteristics, $V_{DD} = 1.5V \pm 8\%$, Ta = 0°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|--|-----------------|---------|---------|---------|-------|
| f | Input Frequency | | | | 150 | MHz |
| t _{PLH} | Propagation Delay, Low-to-High; NOTE 1 | | 1.0 | | 5.5 | ns |
| t PHL | Propagation Delay, High-to-Low NOTE 1 | | 1.0 | | 5.5 | ns |
| tsk(o) | Output Skew; NOTE 2, 4 | | | | 110 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 | | | | 2 | ns |
| t _{EN} | Output Enable Time | | | | 7 | ns |
| t | Output Disable Time | | | | 7 | ns |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | 250 | | 1.3 | ns |
| | Output Duty Cycle | Fout ≤ 100MHz | 48 | | 52 | % |
| odc | Output Duty Cycle | Fout > 100MHz | 45 | | 55 | % |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the $V_{pp}/2$ of the input to $V_{pp}/2$ of the output.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V 2 of the output.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions at the same temperature. Using the same type of inputs on each device, the outputs are measured at $V_{\infty}/2$ of the output.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




PARAMETER MEASUREMENT INFORMATION






1.5V OUTPUT LOAD AC TEST CIRCUIT


PART-TO-PART SKEW






OUTPUT SKEW

PROPAGATION DELAY





OUTPUT RISE/FALL TIME

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



APPLICATIONS INFORMATION

RECOMMENDATIONS FOR UNUSED OUTPUT PINS

OUTPUTS:

HSTL OUTPUTS

All unused HSTL outputs can be left floating. We recommend that there is no trace attached.

RELIABILITY INFORMATION

Table 5. $\theta_{_{JA}} \text{vs. Air Flow Table for 32 Lead TQFP}$

 $\theta_{_{JA}}$ by Velocity (Meters per Second)

1

Multi-Layer PCB, JEDEC Standard Test Boards 75.5°C/W 65.8°C/W 62.2°C/W

TRANSISTOR COUNT

The transistor count for 83210 is: 218

2.5



PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD TQFP




TABLE 6. PACKAGE DIMENSIONS

| JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS | | | | | | | |
|---|----------------|------------|---------|--|--|--|--|
| OVMPOL | ABA-HD | | | | | | |
| SYMBOL | MINIMUM | NOMINAL | MAXIMUM | | | | |
| N | | 32 | | | | | |
| Α | | | 1.20 | | | | |
| A1 | 0.05 | | 0.15 | | | | |
| A2 | 0.95 1.00 1.05 | | | | | | |
| b | 0.30 | 0.35 | 0.40 | | | | |
| С | 0.09 | | 0.20 | | | | |
| D&E | | 9.00 BASIC | | | | | |
| D1 & E1 | | 7.00 BASIC | | | | | |
| D2 & E2 | | 5.60 Ref. | | | | | |
| е | | 0.80 BASIC | | | | | |
| L | 0.45 | 0.60 | 0.75 | | | | |
| θ | 0° | 0° 7° | | | | | |
| ccc | | | 0.10 | | | | |

Reference Document: JEDEC Publication 95, MS-026

7



Table 7. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|-------------------|--------------|--------------------------|--------------------|-------------|
| 83210AYLF | ICS83210AYLF | 32 lead "Lead-Free" TQFP | tray | 0°C to 85°C |
| 83210AYLFT | ICS83210AYLF | 32 lead "Lead-Free" TQFP | tape & reel | 0°C to 85°C |



| REVISION HISTORY SHEET | | | | | |
|------------------------|-----------------|------------------|---|---------|--|
| Rev | Table | Page | Description of Change | Date | |
| А | T3C T4 T7 | 3 4 7 8 | HSTL DC Characteristics Table - deleted NOTE 1, does not apply. AC Characteristics Table - added thermal note. Updated Package Outline. Ordering Information Table - Deleted "ICS" prefix from Part/Order Number column. Changed DT format header/footer. | 9/9/10 | |
| А | T7 | 8 | Ordering Information - removed leaded devices. Updated data sheet format. | 4/28/15 | |
| А | Т7 | 8 | Removed ICS from the part number where needed. Ordering Information - Deleted LF note below table. Updated Header and footer. | 3/10/16 | |



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/