# **EXAMALOG**<br>DEVICES

## 30 W, Filterless, Class D, Output Sensing Audio Amplifier

## Data Sheet **[SSM3525](http://www.analog.com/SSM3525?doc=SSM3525.pdf)**

### <span id="page-0-0"></span>**FEATURES**

- **Filterless digital input, mono Class D amplifier with Σ-Δ modulation**
- **Digitized output of output voltage, output current, and PV<sub>DD</sub> supply voltage**
- **Operates from 4.5 V to 17 V supply, such as a 2-cell or 3-cell battery**

**Input/output supply operation from 1.1 V to 1.98 V** 

- **30.2W output power, 17 V supply and 4 Ω load at 1% THD + N**
- **37.5 μV rms noise, 107 dB A weighted signal-to-noise ratio**
- **I <sup>2</sup>C control with up to 4 pin-selectable addresses**
- **Multiple serial data formats**
	- **TDM, I<sup>2</sup>S, or left justified slave PDM input/output operating from 2.048 MHz to**
	- **6.144 MHz**
- **Support sample rates from 8 kHz to 192 kHz**
- **Flexible digital and analog gain adjustment**
- **AGC with battery voltage-based limiter**
- **74 dB SNR on output current sensing and 85 dB SNR on voltage sensing**
- 6.62 mA quiescent current at 12 V PV<sub>DD</sub> supply **Temperature sensor with 1°C readout Short-circuit, thermal protection, and thermal warning 23-ball, 2.26 mm × 2.38 mm, 0.4 mm pitch WLCSP**
- **Pop and click suppression User-selectable ultralow EMI emissions mode**

### **Power-on reset**

### <span id="page-0-1"></span>**APPLICATIONS**

**Mobile computing Portable electronics**

### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The SSM3525 is a fully integrated, high efficiency, mono Class D audio amplifier with digital input and digitized output of output voltage, output current, and PV<sub>DD</sub> supply. The application circuit requires few external components and can operate from 4.5 V to 17 V ( $PV_{DD}$ ) and 1.8 V ( $IOV_{DD}$ ) supplies. It is capable of delivering 8.3 W of continuous output power into an 8  $\Omega$  load (or 15.3 W into 4 Ω) with <1% total harmonic distortion + noise (THD  $+$  N) from a 12 V supply, or 30.2 W into an 4  $\Omega$  load from a 17 V power supply, all with <1% THD + N.

The SSM3525 features a high efficiency, low noise modulation scheme that requires no external inductor/capacitor (LC) output filters. This scheme continues to provide high efficiency even at low output power. It operates with 92% efficiency at 9 W into an 8 Ω load, 12V or 89% efficiency at 20 W into 4 Ω from a 17 V supply, and it has an signal-to-noise ratio (SNR) of 107 dB, A weighted.

Spread spectrum pulse density modulation provides lower electromagnetic interference (EMI) radiated emissions compared with other Class D architectures, particularly above 100 MHz.

The digital input eliminates the need of an external digital-toanalog converter (DAC). The SSM3525 has a micropower shutdown mode with a typical shutdown current of 90 nA at 12 V PV<sub>DD</sub> supply. Individual sense blocks can be powered down to save power when sense is not needed.

The device also includes pop and click suppression circuitry that minimizes voltage glitches at the output during turn on and turn off.

Current sensing is accomplished using an integrated analog-todigital converter (ADC) and internal sense resistor. The digitized voltage and current information can be returned in various serial audio formats, including I<sup>2</sup>S, time division multiplexing (TDM) and pulse density modulation (PDM).

The SSM3525 includes an integrated regulator to generate the required 5 V analog supply. Alternatively, if an external 5 V rail from a dc-to-dc converter is available, it can improve system efficiency.

The SSM3525 is designed to operate with an  $I<sup>2</sup>C$  control interface and specified over the temperature range of −40°C to +85°C. It has built-in thermal shutdown and output short-circuit protection. It is available in a halide free, 23-ball, 2.26 mm × 2.38 mm wafer-level chip scale package (WLCSP).

### **Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=SSM3525.pdf&product=SSM3525&rev=A)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwiseunder any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2018 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

## TABLE OF CONTENTS





### <span id="page-2-0"></span>**REVISION HISTORY**



<span id="page-2-1"></span>**1/2018—Revision 0: Initial Version** 

## FUNCTIONAL BLOCK DIAGRAM



Figure 1. SSM3525 Block Diagram

## <span id="page-4-0"></span>SPECIFICATIONS

 $PV_{DD} = 12$  V,  $AV_{DD} = 5$  V (internal),  $IOV_{DD} = 1.8$  V (external),  $R_L = 8$  Ω + 33 μH, BCLK = 3.072 MHz, FSYNC = 48 kHz, -40°C to +85°C, unless otherwise noted. The measurements are taken with a 20 kHz AES17 low-pass filter. The other load impedances used are  $4 \Omega + 15 \mu$ H and 3  $\Omega$  +10 μH. The sine wave output powers above 20 W in 4  $\Omega$  cannot be continuous and might invoke the thermal limit indicator based on the power dissipation capability of the printed circuit board (PCB).







<sup>1</sup> The noise performance minimum and maximum limits are based on the bench data for −40°C to +85°C.

Software master power-down indicates the clocks are turned off. Auto power-down indicates there is no dither or zero input signal with clocks on; the device enters soft power-down after 2048 cycles of zero input values. Quiescent indicates triangular dither with zero input signal. All specifications are typical, with a 48 kHz sample rate, unless otherwise noted.





<sup>1</sup> N/A means not applicable.

### **Table 3. Digital Input/Output**



### <span id="page-6-0"></span>**TIMING SPECIFICATIONS**

### **Table 4. I <sup>2</sup>C Port Timing**



### **Table 5. Serial Port Digital Input Timing (I<sup>2</sup>S/TDM Operation Modes Only)**



### **Table 6. Serial Port Digital Output Timing (I<sup>2</sup>S/TDM Operation Modes Only)**



### **Table 7. PDM Timing Parameters**



### **Digital Timing Diagrams**



Figure 2. I<sup>2</sup>C Port Timing

## Data Sheet [SSM3525](http://www.analog.com/SSM3525?doc=SSM3525.pdf)



## <span id="page-9-0"></span>ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings apply at 25°C, unless otherwise noted.

### **Table 8.**



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### <span id="page-9-1"></span>**THERMAL RESISTANCE**

Thermal performance is directly linked to PCB design and operating environment. Careful attention to PCB thermal design is required.  $\theta_{JA}$  and  $\theta_{JB}$  are determined according to JESD51-9 on a 4-layer PCB with natural convection cooling.

### **Table 9. Thermal Resistance**



<sup>1</sup> Thermal impedance simulated values are based on JEDEC2S2P thermal test board with two thermal vias. See JEDEC JESD51.

### <span id="page-9-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-10-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. Ball Configuration (Top Side View)

### **Table 10. Pin Function Descriptions**



<sup>1</sup> AOUT is analog output, PWR is power supply or ground pin, AIN is analog input, DIN is digital input, DOUT is digital output, and DIO is digital input/output.

## TYPICAL PERFORMANCE CHARACTERISTICS















Figure 9. FFT, -60 dBFS Input, Analog Gain = 16,  $R_L = 4 \Omega$ 









## Data Sheet [SSM3525](http://www.analog.com/SSM3525?doc=SSM3525.pdf)

### **20 0 –20 –40** AMPLITUDE (dBV) **AMPLITUDE (dBV) –60 –80**  $\frac{1}{\sqrt{1-\frac{1}{1-\$ **–100**  $\perp \perp \perp$ **–120 –140 –160 –180** 16190-106 **20 100 1k 10k 20k FREQUENCY (Hz)**









<span id="page-12-0"></span>



Figure 15. THD + N vs. Frequency into  $R_L = 4 \Omega$ ,  $PV_{DD} = 12 V$ 







Figure 17. THD + N vs. Frequency into  $R_L = 8 \Omega$ , PV $_{DD} = 4.5$  V



Figure 18. THD + N vs. Frequency into  $R_L = 8 \Omega$ ,  $PV_{DD} = 12 V$ 



Figure 19. THD + N vs. Frequency into  $R_L = 8 \Omega$ ,  $PV_{DD} = 17 V$ 







Figure 21. THD + N vs. Output Power,  $R_L = 4 \Omega$ , Analog Gain = 8.9







Figure 23. THD + N vs. Output Power,  $R_L = 4 \Omega$ , Analog Gain = 16

## Data Sheet Samaa Sheet Summary Summary

### **10 PVDD = 17V PVDD = 7V PVDD = 4.5V** Ш  $1111111$ **1.0** FFIM ╪╪╬╫ ₩ **THD + N (%)** THD +  $N$  (%) **0.1** Ш  $\sqrt{}$ HIII **0.01 0.001** 16190-118 **10µ 100µ 1m 10m 100m 1 10 50 POWER (W)**

Figure 24. THD + N vs. Output Power,  $R_L = 8 \Omega$ , Analog Gain = 6.3



Figure 25. THD + N vs. Output Power,  $R_L = 8 \Omega$ , Analog Gain = 8.9



Figure 26. THD + N vs. Output Power,  $R_L = 8 \Omega$ , Analog Gain = 12.6



Figure 27. THD + N vs. Output Power,  $R_L = 8 \Omega$ , Analog Gain = 16







Figure 29. Output Power vs. PV<sub>DD</sub> Supply Voltage,  $R_L = 4\Omega$ , Analog Gain = 8.9



Figure 30. Output Power vs.  $PV_{DD}$ ,  $R_L = 4 \Omega$ , Analog Gain = 12.6



Figure 32. Efficiency vs. Output Power (Pout),  $R_L = 4 \Omega$ , No Ferrite Bead (FB) and 220 pF Capacitor,  $PV_{DD} = 5$  V, Analog Gain = 6.3



Figure 33. Efficiency vs. Output Power (Pout),  $R_L = 4 \Omega$ , No Ferrite Bead (FB) and 220pF Capacitor,  $PV_{DD} = 7 V$ , Analog Gain = 8.9









## Data Sheet [SSM3525](http://www.analog.com/SSM3525?doc=SSM3525.pdf)

16190-133

16190-134

16190-135



Figure 41. Quiescent Current,  $R_L = 4 \Omega$ , FB and 220 pF Capacitor, Analog  $Gain = 12.6$ 

Capacitor,  $PV_{DD} = 12$  V, Analog Gain = 12



Figure 42. Output Power vs. PV<sub>DD</sub> Supply Voltage (PV<sub>DD</sub>),  $R_L = 8 \Omega$ , Analog Gain  $= 6.3$ 



Figure 43. Output Power vs. PV<sub>DD</sub> Supply Voltage (PV<sub>DD</sub>),  $R_L = 8 \Omega$ , Analog Gain  $= 8.9$ 



Figure 44. Output Power vs. PV<sub>DD</sub> Supply Voltage (PV<sub>DD</sub>),  $R_L = 8 \Omega$ , Analog Gain = 12.6

![](_page_17_Figure_8.jpeg)

Figure 45. Output Power vs.  $PV_{DD}$  Supply Voltage (PV $_{DD}$ ), R $_L$  = 8  $\Omega$ , Analog Gain = 16

![](_page_17_Figure_10.jpeg)

Figure 46. Efficiency vs. Output Power (Pout),  $R_L = 8 \Omega$ , No FB and 220 pF Capacitor,  $PV_{DD} = 5$  V, Analog Gain = 6.3

![](_page_17_Figure_12.jpeg)

Figure 47. Efficiency vs. Output Power ( $P_{OUT}$ ),  $R_L = 8 \Omega$ , No FB and 220 pF Capacitor,  $PV_{DD} = 7 V$ , Analog Gain = 8.9

## Data Sheet [SSM3525](http://www.analog.com/SSM3525?doc=SSM3525.pdf)

### **100 90 80 70** EFFICIENCY (%) **EFFICIENCY (%) 60 50 40 30 NORMAL EMI LOW EMI 20 10 0** 16190-142 **0 2 4 6 8 10 12 OUTPUT POWER (W)**

Figure 48. Efficiency vs. Output Power (Pout),  $R_L = 8 \Omega$ , No FB and 220 pF Capacitor,  $PV_{DD} = 12$  V, Analog Gain = 12.6

![](_page_18_Figure_3.jpeg)

Figure 49. Efficiency vs. Output Power (Pout),  $R_L = 8 \Omega$ , No FB and 220 pF Capacitor,  $PV_{DD} = 17$  V, Analog Gain = 16

![](_page_18_Figure_5.jpeg)

![](_page_18_Figure_6.jpeg)

![](_page_18_Figure_7.jpeg)

Figure 51. Efficiency vs. Output Power (Pout),  $R_L = 8 \Omega$ , FB and 220 pF Capacitor,  $PV_{DD} = 7$  V, Analog Gain = 8.9

![](_page_18_Figure_9.jpeg)

Figure 52. Efficiency vs. Output Power (Pout),  $R_L = 8 \Omega$ , FB and 220 pF Capacitor,  $PV_{DD} = 12$  V, Analog Gain = 12.6

![](_page_18_Figure_11.jpeg)

Figure 53. Efficiency vs. Output Power (Pout),  $R_L = 8 \Omega$ , FB and 220 pF Capacitor,  $PV_{DD} = 17$  V, Analog Gain = 16

![](_page_19_Figure_2.jpeg)

Figure 54. Efficiency vs. Output Power (Pout),  $R_L = 3 \Omega$ , No FB and 220 pF Capacitor,  $PV_{DD} = 5$  V, Analog Gain = 6.3

![](_page_19_Figure_4.jpeg)

Figure. Efficiency vs. Output Power (Pout),  $R_L = 3 \Omega$ , No FB and 220 pF Capacitor,  $PV_{DD} = 7 V$ , Analog Gain = 8.9

![](_page_19_Figure_6.jpeg)

![](_page_19_Figure_7.jpeg)

![](_page_19_Figure_8.jpeg)

Figure 56. Efficiency vs. Output Power (Pout),  $R_L = 3 \Omega$ , No FB and 220 pF Capacitor,  $PV_{DD} = 17 V$ , Analog Gain = 16

![](_page_19_Figure_10.jpeg)

Figure 57. Current Voltage (I/V) Sense Frequency Response, −20 dBFS Input Signal,  $PV_{DD} = 12$  V, Analog Gain = 12.6

![](_page_19_Figure_12.jpeg)

Figure 58. I/V Sense FFT, No Signal,  $PV_{DD} = 12$  V, Analog Gain = 12.6

### Data Sheet Samaa Sheet Summary Summary

![](_page_20_Figure_2.jpeg)

Figure 59. I/V Sense Output FFT, -60 dBFS Input, PV<sub>DD</sub> = 12 V, Analog Gain =  $12.6$ 

![](_page_20_Figure_4.jpeg)

Figure 60. I/V Sense Output FFT, -1 dBFS Input, PV<sub>DD</sub> = 12 V, Analog Gain = 12.6

![](_page_20_Figure_6.jpeg)

![](_page_20_Figure_7.jpeg)

Figure 62. Voltage Sense Output vs. Amplifier Output VRMS,  $PV_{DD} = 12$  V, Analog Gain = 12.6

![](_page_20_Figure_9.jpeg)

Figure 63. Current Sense Output vs. Amplifier Output Current Arms,  $PV<sub>DD</sub> = 12V$ , Analog Gain = 12.6

## TYPICAL APPLICATION CIRCUITS

<span id="page-21-0"></span>![](_page_21_Figure_3.jpeg)

### <span id="page-22-0"></span>THEORY OF OPERATION **OVERVIEW**

<span id="page-22-1"></span>The SSM3525 Class D audio amplifier features a filterless modulation scheme that reduces the external component count, conserving board space and reducing system cost. The SSM3525 does not require an output filter; it relies on the inherent inductance of the speaker coil and the natural filtering of the speaker and human ear to recover the audio component of the square wave output. Most Class D amplifiers use some variation of pulse-width modulation (PWM), but the SSM3525 uses sigmadelta (Σ-Δ) modulation to determine the switching pattern of the output devices, resulting in a number of important benefits: Σ-Δ modulators do not produce a sharp peak with many harmonics in the amplitude modulation (AM) broadcast band, as PWMs often do. Σ-Δ modulation reduces the amplitude of spectral components at high frequencies, reducing EMI emission that can otherwise be radiated by speakers and long cable traces. Due to the inherent spread spectrum nature of Σ-Δ modulation, the need for oscillator synchronization is eliminated for designs incorporating multiple SSM3525 amplifiers.

The SSM3525 also integrates overcurrent and temperature protection and a thermal warning with optional programmable gain reduction.

The SSM3525 contains output voltage and current sensing with digitization. It also has a temperature sensor and a supply voltage sensor for the PVDD pin. The PVDD pin is typically connected to the battery or power supply in the system.

The SSM3525 supports two main modes of operation with control and data supplied through the I <sup>2</sup>C and TDM/I 2 S ports (see [Table 12\)](#page-22-4).

### <span id="page-22-2"></span>**POWER SUPPLIES**

The power supply pins on the SSM3525 are as follows:

- PVDD, the power supply, is used for the output stage.
- AV<sub>DD</sub> is the analog supply used for the input stage, modulator, power stage gate drive, and other blocks. It can be generated internally by the integrated linear regulator. Alternatively, if higher system efficiency is needed, connect the AVDD pin to an external 5 V supply in the system.
- If the REG\_EN control register is set to 1, the internal regulator is enabled; otherwise, an external 5 V supply is required.
- I<sub>OVDD</sub> is the digital supply voltage for the serial audio interface and internal digital circuitry. It must be supplied externally.

### <span id="page-22-3"></span>**ADDR PIN SETUP AND CONTROL**

The SSM3525 supports I<sup>2</sup>C control. The ADDR pin can be set to four different levels: pulled to GND, pulled up to IOV<sub>DD</sub> via a 47 kΩ resistor, pulled down to ground via a 47 kΩ resistor, or left open. The state of the ADDR pin determines the I <sup>2</sup>C device address. By default in I <sup>2</sup>C mode, the device uses the BCLK, FSYNC, SDATAI, and SDATAO pins for TDM/I<sup>2</sup>S data. Alternatively, the device can be set to receive and transmit PDM data by setting the PDM\_MODE register bit field. Se[e Table 12](#page-22-4) for setting up the desired mode.

![](_page_22_Picture_497.jpeg)

### <span id="page-22-4"></span>**Table 12. Serial Port Mode Setup for I <sup>2</sup>S, TDM, and PDM**

![](_page_22_Picture_498.jpeg)

### <span id="page-23-0"></span>**POWER-DOWN MODES**

The SSM3525 can be powered down by several methods. Setting the SPWDN bit to 1 in Register 0x20 fully powers down the device except for the I<sup>2</sup>C interface. Individual blocks can also be powered on or off via the block level power-down controls.

For lowest power shutdown, the SSM3525 also contains a clock loss detection circuit that monitors the BCLK input clock. When no BCLK is present, the device automatically powers down all internal circuitry to its lowest power state. When BCLK returns, the device automatically powers up following its usual power sequence.

There is an optional auto power-down feature when using I 2 S/TDM: the device enters a lower power state when 2048 consecutive zero input samples are received. The device automatically powers back up from this state once a single nonzero value sample is received. Only the I <sup>2</sup>C and digital audio input blocks are active.

### <span id="page-23-1"></span>**OUTPUT CURRENT SENSING**

The SSM3525 uses an integrated sense resistor (50 m $\Omega$  typical) to determine the output current flowing to the load. The voltage across this sense resistor is proportional to the load current and sent to a 1-bit ADC running nominally at  $128 \times$  fs. The sense voltage can be output in I<sup>2</sup>S/TDM format in I<sup>2</sup>S/TDM mode or via the PDM interface in PDM mode. The output of this ADC can also be downsampled using digital filtering. The data is 16 bits, twos complement and in signed fraction format. This downsampled signal is at an 8 kHz to 192 kHz sample rate. It can be output on the SDATAO pin.

To set a different sample rate for both current and voltage sensing, use the SNS\_FS bit in Register 0x05.

### <span id="page-23-2"></span>**OUTPUT VOLTAGE SENSING**

The output voltage level is monitored at the OUT± pins and sent to a 1-bit analog to digital converter running nominally at  $128 \times$  fs. This can be output in PDM format in PDM mode or via the PDM interface in PDM mode. The output of this ADC is can also be downsampled using digital filtering. This downsampled signal at 8 kHz to 192 kHz sample rate is output on the digital audio interface. The data is 16 bits twos complement and in signed fraction format. It can be output on the SDATAO pin.

### <span id="page-23-3"></span>**TEMPERATURE SENSOR**

The [SSM3525](http://www.analog.com/SSM3582?doc=SSM3582.pdf) contains an 8-bit ADC that measures the die temperature of the device and is enabled via the TEMP\_PWDN bit in Register 0x20. After the sensor is enabled, the temperature sense value can be read via the I<sup>2</sup>C in Register 0x12 in an 8-bit, unsigned format.

The ADC input range is fixed internally from −60°C to +195°C. To convert the hexadecimal value to the temperature (Celsius) value, use the following steps:

- 1. Convert the hexadecimal value to decimal and then subtract 60. For example, if the hexadecimal value is 0x54, the decimal value is 84.
- 2. Calculate the temperature using the following equation:

Temperature = Decimal Value − 60

3. With a decimal value of 84, Temperature =  $84 - 60 = 24$ °C

### <span id="page-23-4"></span>**PCM DIGITAL AUDIO SERIAL INTERFACE**

The SSM3525 includes a standard serial audio interface that is slave only and used when in I <sup>2</sup>C mode. The interface is capable of receiving and transmitting I<sup>2</sup>S, left justified, pulse code modulated (PCM), or TDM formatted data.

There is an input interface for sending audio to the DAC and amplifier and an output interface for the sense, temperature, and automatic gain control (AGC) gain data. These interfaces share the same FSYNC and BCLK signals.

Provide a BCLK signal to the SSM3525 for correct operation. The BCLK signal must have a minimum frequency of 2.048 MHz. The BCLK signal internally clocks the device. The BCLK rate is auto detected, but the sampling frequency must be known to the device. At the 32 kHz to 48 kHz sample rate, the supported BCLK rates are 50, 64, 100, 128, 150, 192, 200, 250, 256, 384, 400, 500, 512, 768, 800, and 1024 times the sample rate.

The serial interfaces have three main operating modes. Stereo modes, typically I 2 S or left justified, are used when there are one or two chips on the interface bus. TDM modes are more flexible and can support up to 32 chips on the bus. These mode selections can be set via the I <sup>2</sup>C interface with the SAI\_MODE bit.

The SAI\_DRV bit setting determines the state of the SDATAO pin during the unused bit clock cycles. When the SAI\_DRV bit is set to 1, the SDATAO pin is driven to logic low or not driven (high-Z) when set to 0. If using multiple chips on the serial interface bus, SAI\_DRV bit must be set to 0.

### <span id="page-23-5"></span>**STEREO (I<sup>2</sup>S/LEFT JUSTIFIED) OPERATING MODE**

Stereo modes use both edges of the FSYNC signal to determine placement of data. Stereo mode is enabled when SAI\_MODE = 0 and the I 2 S or left justified format is determined by the SDATA\_FMT bit.

The I<sup>2</sup>S or left justified formats accepts any number of BCLK cycles per FSYNC cycle.

The six placement control registers (Address 0x24 to Address 0x29) determine placement of input and output data. Odd numbered placement control registers determine the order on the left channel and even number on the right channel.

Sample rates from 8 kHz to 192 kHz are accepted.

### <span id="page-24-0"></span>**TDM OPERATING MODE**

The TDM operating mode allows multiple chips to use a single serial interface bus.

The FSYNC signal operates at the desired sample rate. A rising edge of the FSYNC signal indicates the start of a new frame. For proper operation, this signal must be one BCLK cycle wide, transitioning on a falling BCLK edge. The MSB of the data presents on the SDATAO signal one BCLK cycle later. The SDATAO signal must be latched on a rising edge of BCLK.

Each chip on the TDM bus can occupy 16, 24, 32, 48, or 64 BCLK cycles. This is set with the TDM\_BCLKS bit in Register 0x22 and all chips on the bus must have the same setting. Up to 32 SSM3525 chips can be used on a single TDM bus, but only four unique I <sup>2</sup>C device addresses are available. The SSM3525 automatically determines how many possible chips can be placed on the bus from the BCLK rate. There is no limit to the total number of BCLK cycles per FSYNC pulse, except for the maximum 50 MHz frequency of BCLK.

The chip slot of multiple SSM3525 devices used are determined by the TDM\_SLOT bits.

The six placement control registers determine placement of input and output data within each chip slot. For input data to the DAC, either 16-bit or 24-bit data can be selected. For output data, there are multiple options available for placing the voltage sense, current sense, temperature sense, and P<sub>VDD</sub> voltage information. See Bits Px\_SNS in Register 0x24 to Register 0x29.

### <span id="page-24-1"></span>**SERIAL DATA PLACEMENT**

Th[e SSM3525](http://www.analog.com/SSM4567?doc=SSM4567.pdf) is flexible in where within a frame it places output data and where it looks for input data. There are four control bits (Px\_DAC) for when input data is expected and six control bits (Px\_SNS) for when output data is driven.

A single data frame is broken up into individual fields, referred to as placements. Each placement can be 8 bits, 16 bits, or 24 bits in length. A single frame on the TDM or I 2 S data stream can contain several data placements of varying length.

When the serial port is operating in TDM mode, placements start directly after the FSYNC pulse. The first placement is referred to as P1, and the second placement is referred to as P2, for example, increasing sequentially. These placements appear in sequential order on the serial data signal.

Up to four placements can be on the input stream and up to six placements can be on the output stream. [Figure 65](#page-24-2) shows a basic timing diagram of the placements in TDM mode.

When the serial port is operating in I<sup>2</sup>S mode, placements start directly after the FSYNC falling clock edge, signaling the beginning of a new frame. The first placement is referred to as P1, the second placement is referred to as P2, for example, increasing sequentially. The odd numbered placements (P1, P3, and P5) appear sequentially in the left channel, when the FSYNC signal is low (assuming FSYNC\_MODE = 0), and the even numbered placements (P2, P4, and P6) appear sequentially in the right channel, when the FSYNC signal is high (assuming FSYNC\_  $MODE = 0$ ). Up to four placements can be on the input stream and up to six placements can be on the output stream. [Figure 66](#page-25-1) shows a basic timing diagram of the placements in I<sup>2</sup>S mode.

The corresponding registers (Address 0x22 to Address 0x29) allow configuration of each data placement. An input placement (Px\_DAC) can carry 24-bit audio data, 16-bit audio data, or 8 zero bits that are used as padding and ignored. A sense placement (Px\_SNS) can contain 16-bit voltage output data, 16-bit current output data, 8-bit battery voltage data, 8-bit temperature data, alternating 16-bit voltage and current data, 8-bit status data, 8-bit V/I marker and status data, or 8 zero bits.

For standard I<sup>2</sup>S mode, the serial input is configured to receive mono audio data and the serial output is configured to send voltage, current, and battery data back to the host device. The default register settings correspond to the timing diagram in [Figure 67.](#page-25-2) 

When the 8-bit status output is selected, that 8-bit placement area outputs the same bits that are found in the read only STATUS register. The format can be seen i[n Table 13.](#page-25-3) When the 8-bit V/I marker and status output placement is selected, the MSB indicates whether voltage sense or current sense is being output on that sample frame, and the 7 LSBs correspond to the STATUS register, the formatting for can be seen in [Figure 14.](#page-12-0) 

<span id="page-24-2"></span>![](_page_24_Figure_17.jpeg)

Figure 65. Basic Timing Diagram of Placements in TDM Stream

![](_page_25_Figure_0.jpeg)

<span id="page-25-1"></span>![](_page_25_Figure_2.jpeg)

### <span id="page-25-3"></span><span id="page-25-2"></span>**Table 13. 8-Bit Status Sense Output Format (STATUS Register)**

![](_page_25_Picture_288.jpeg)

### **Table 14. 8-Bit V/I Marker and Status Sense Output Format (STATUS Register)**

![](_page_25_Figure_6.jpeg)

### <span id="page-25-4"></span><span id="page-25-0"></span>**PDM OPERATING MODE**

By setting the PDM\_MODE bit in Register 0x21 to 1, the 1-bit PDM data from the sense ADCs can be output directly on SDATAO, and the DAC can be driven with 1-bit PDM data on SDATAI. In this case, a 2.048 MHz to 6.144MHz CLK must be provided on the BCLK pin.

PDM input data is latched on both edges of the clock. The FSYNC pin state determines which channel (left or right) is sent to the DAC.

### **Table 15. FSYNC Settings for PDM Mode**

![](_page_25_Picture_289.jpeg)

PDM data is output on both edges of the clock. The current sense ADC data is output when BCLK is high, and the voltage sense ADC data is output when BCLK is low. Refer to [Table 12](#page-22-4) an[d Figure 69.](#page-25-4)

### <span id="page-26-0"></span>**ANALOG AND DIGITAL GAIN**

There are several selectable settings for the analog gain of the system via the ANA\_GAIN bits. These bits are designed to provide optimal gain staging at various  $PV<sub>DD</sub>$  supply voltages.

There is also a digital gain/volume control in the DAC\_VOL register that provides fine control in 0.375 dB steps from −70 dB to +24 dB.

### <span id="page-26-1"></span> $PV_{DD}$  ( $V_{BAT}$ ) SENSING

The SSM3525 contains an 8-bit ADC that measures the voltage of the battery voltage  $(V<sub>BAT</sub>)$  supply. The battery voltage information is stored in Register 0x13 as an 8-bit unsigned format. The ADC input range is fixed internally as 4 V to 18 V. To convert the hexidecimal value to the voltage value, use the following steps:

- 1. Convert the hex value to decimal. For example, if the hexadecimal value is 0xA9, the decimal value is 169.
- 2. Calculate the voltage using the following equation:

 $Voltage = 4 V + 14 V \times Decimal Value/255$ 

With a decimal value of 169,

 $Voltage = 4 V + 14 V \times 169/255 = 13.278 V$ 

This data can be output on the SDATAO pin along with V/I sense data or read via the VBAT register over the control interface, as previously mentioned.

### <span id="page-26-2"></span>**FAULTS AND LIMITER STATUS REPORTING**

The SSM3525 offers comprehensive protections against the faults at the outputs and reporting to help with system design. The faults listed i[n Table 16](#page-26-4) are reported using the status registers.

<span id="page-26-4"></span>![](_page_26_Picture_638.jpeg)

![](_page_26_Picture_639.jpeg)

The faults listed i[n Table 16](#page-26-4) are reported in Register 0x11 and can be read via  $I^2C$  by the microcontroller in the system.

In the event of a fault occurrence, how the device reacts to the faults can be controlled by using Register 0x10.

![](_page_26_Picture_640.jpeg)

![](_page_26_Picture_641.jpeg)

When the automatic recovery mode is set, the device attempts to recover itself after the fault event and, in case the fault persists, the device sets the fault again. This process repeats until the fault is resolved.

When using the manual recovery mode, the device shuts down and the recovery must be attempted using the system microcontroller.

### <span id="page-26-3"></span>**LIMITER AND BATTERY TRACKING THRESHOLD CONTROL**

The SSM3525 contains an output limiter that can limit the peak output voltage of the amplifier. The limiter works on the rms and peak value of the signal. The limiter threshold, slope, attack rate, and release rate are programmable using Register 0x08, Register 0x09, and Register 0x0A. The limiter can be enabled or disabled using LIM\_EN, Bits[1:0] in Register 0x08.

The threshold at which the output starts limiting is determined by the LIM\_THRES register setting, in Register 0x09, Bits[7:3]. When the ouput signal level exceeds the set threshold level, the limiter activates and limits the signal level to the set limit. Below the set threshold, the output level is not affected. The limiter threshold can be set from 2 VPEAK to 16 VPEAK.

The limiter threshold can be set above the maximum output voltage of the amplifier. In this case, the limiter allows maximum peak output; the output can clip depending on the power supply voltage and not the limiter.

The limiter threshold can be set as fixed or to vary with the battery voltage via the VBAT\_TRACK bit (Register 0x08, Bit 2). When set to fixed, the limiter threshold is fixed and does not vary with battery voltage. The threshold can be set from 2 VPEAK to 16 VPEAK using the LIM\_THRES bit (se[e Figure 71\)](#page-27-0).

When set to a variable threshold, the SSM3525 monitors the VBAT supply and automatically adjusts the limiter threshold based on the V<sub>BAT</sub> supply voltage.

The V<sub>BAT</sub> supply voltage at which the limiter threshold level begins to decrease the output level is determined by the VBAT inflection point, the VBAT\_INF bits (Register 0x0A, Bits[7:0]).

The VBAT\_INF point is defined as the battery voltage at which the limiter either activates or deactivates depending on the LIM\_EN mode (se[e Table 18\)](#page-27-1). When the battery voltage is greater than VBAT\_INF, the limiter is not active. When the battery voltage is less than VBAT\_INF, the limiter is activated. The VBAT\_INF bits can be set from 4 V to 18 V. The 8-bit value for the voltage can be calculated using the following equation:

 $Voltage = 4 + 14 \times Decimal Value/255$ 

Convert the decimal value to an 8-bit hexadecimal value and use it to set the VBAT\_INF bits.

The rate at which the limiter threshold is lowered relative to the amount of change in VBAT below the VBAT\_INF point is determined by the slope bits (Register 0x09, Bits[1:0]).

The slope is the ratio of the limiter threshold reduction to the VBAT voltage reduction.

Slope = ∆Limiter Threshold/∆VBAT

The slope ratio can be set from 1:1 to 4:1. This function is useful to prevent early shutdown under low battery conditions. As the VBAT voltage falls, the limiter threshold is lowered. The limiter reduces the output level, therefore helping reduce the current drawn from the battery and preventing early shutdown due to low VBAT.

The limiter offers various active modes, which can be set using the LIM\_EN bits (Register 0x08, Bits[1:0]) and the VBAT\_TRACK bit, as shown in [Table 18.](#page-27-1) 

When LIM\_EN = 01, the limiter is enabled. When LIM\_EN = 10, the limiter mutes the output if VBAT falls below VBAT\_INF. When LIM\_EN = 11, the limiter engages only when the battery voltage is lower than VBAT\_INF.

When VBAT is above VBAT\_INF, no limiting occurs. There is hysteresis around VBAT\_INF for the limiter disengaging.

### <span id="page-27-1"></span>**Table 18. Limiter Modes**

The limiter, when active, reduces the gain of the amplifier. The rate of gain reduction or attack rate is determined by the LIM\_ATR bits (Register 0x08, Bits[5:4]). Similarly, when the signal level drops below the limiter threshold, the gain is restored. The gain release rate is determined by the LIM\_RRT bits (Register 0x08, Bits[7:6]).

<span id="page-27-2"></span>![](_page_27_Figure_15.jpeg)

<span id="page-27-0"></span>Figure 71. Limiter Fixed (LIM\_EN = 0b01, VBAT\_TRACK = 0b0)

![](_page_27_Picture_324.jpeg)

### Data Sheet Samaa Sheet Summary Summary

<span id="page-28-3"></span><span id="page-28-0"></span>![](_page_28_Figure_2.jpeg)

<span id="page-28-5"></span><span id="page-28-4"></span><span id="page-28-2"></span><span id="page-28-1"></span>Figure 74. Limiter Example (LIM\_EN =  $0b11$ , VBAT\_TRACK = 0)

### **Linking Limiters of Multiple SSM3525 Devices**

If multiple SSM3525 devices are used in a system, the gain adjustment from the limiters of all or some of the devices can be linked. The device internally generates the gain adjustment value (AGC\_GAIN) based on the limiter settings. When limiters of multiple devices on the bus are linked, the device uses the highest (most gain reduction) gain adjustment value (AGC\_GAIN) of all devices. Up to four SSM3525 devices can be linked in this manner.

To link the AGC\_GAIN to other chips, the LIM\_LINKx bits must be set in the LIM\_LINK register, 0x0E.

When using I<sup>2</sup>S/TDM, for every chip that is linked, the placement of its respective AGC\_GAIN value within the TDM stream must be given. The AGC\_GAIN data for a respective device is made available at the assigned slot using the AGC\_GAINx\_SLOT bits. The AGC\_GAIN data is eight bits wide and in an assigned slot, these bits can be placed in any one of eight places in a 64-bit frame. This setting is available in the AGC\_GAINx\_PLACE register. These values can be set in Register 0x2A through Register 0x2D.

The audio signal is not affected by the AGC function unless the peak audio output voltage exceeds the limiter threshold level.

### <span id="page-29-0"></span>**POP AND CLICK SUPPRESSION**

Voltage transients at the output of audio amplifiers can occur when shutdown is activated or deactivated. Voltage transients as small as 10 mV can be heard as an audible pop in a speaker. Clicks and pops are defined as undesirable audible transients, generated by the amplifier system, that do not come from the system input signal.

Such transients can be generated when the amplifier system changes its operating mode. For example, system power-up and power-down can be sources of audible transients.

The SSM3525 has a pop and click suppression architecture that reduces these output transients, resulting in noiseless activation and deactivation.

Set either mute or power-down before the BCLK signal is removed to ensure a pop free power-down.

### <span id="page-29-1"></span>**HIGH FREQUENCY CLIPPER**

The high frequency clipper can be controlled via the DAC\_CLIP bits (Register 0x0F, Bits[7:0]).

These bits determine the clipper threshold, relative to full scale. When enabled, the clipper digitally clips the signal after the DAC interpolation.

### <span id="page-29-2"></span>**EMI NOISE**

The [SSM3525](http://www.analog.com/SSM3582?doc=SSM3582.pdf) uses a proprietary modulation and spread spectrum technology to minimize EMI emissions from the device. Th[e SSM3525](http://www.analog.com/SSM3582?doc=SSM3582.pdf) passes FCC Class B emissions testing with an unshielded 20 inch cable using ferrite bead-based filtering. For applications that have difficulty passing FCC Class B emission tests, the [SSM3525](http://www.analog.com/SSM3582?doc=SSM3582.pdf) includes an ultralow EMI emissions mode that significantly reduces the radiated emissions at the Class D outputs, particularly above 100 MHz. Reducing the supply voltage greatly reduces radiated emissions.

### <span id="page-29-3"></span>**OUTPUT MODULATION DESCRIPTION**

The [SSM3525](http://www.analog.com/SSM3582?doc=SSM3582.pdf) uses three-level, Σ-Δ output modulation. Each output can swing from ground to PV<sub>DD</sub>, and vice versa. Ideally, when no input signal is present, the output differential voltage is 0 V because there is no need to generate a pulse. In a real-world situation, noise sources are always present.

Due to this constant presence of noise, a differential pulse is occasionally generated in response to this stimulus. A small amount of current flows into the inductive load when the differential pulse is generated. However, typically, the output differential voltage is 0 V. This feature ensures the current flowing through the inductive load is small.

When the user sends an input signal, an output pulse is generated to follow the input voltage. The differential pulse density is increased by raising the input signal level. [Figure 78](#page-30-0) depicts three-level, Σ-Δ output modulation with and without input stimulus.

![](_page_30_Figure_2.jpeg)

<span id="page-30-0"></span>![](_page_30_Figure_3.jpeg)

### <span id="page-31-0"></span>**BOOTSTRAP CAPACITORS**

The output stage of the SSM3525 uses a high-side N-channel metal-oxide semiconductor (NMOS) driver, rather than a P-channel metal-oxide semiconductor (PMOS) driver. To generate the gate drive voltage for the high-side NMOS, a bootstrap capacitor for each output terminal acts as a floating power supply for the switching cycle. Use 0.22 μF capacitors to connect the appropriate output pin  $(OUT<sup>±</sup>)$  to the bootstrap pin  $(BST<sup>±</sup>)$ . For example, connect a 0.22 μF capacitor between OUT+ and BST+ for bootstrapping the OUT+ pin. Similarly, connect another 0.22 μF capacitor between the OUT− and BST− pins for the OUT− pin.

### <span id="page-31-1"></span>**POWER SUPPLY DECOUPLING**

To ensure high efficiency, low THD, and high PSRR, proper power supply decoupling is necessary. Noise transients on the power supply lines are short duration voltage spikes. These spikes can contain frequency components that extend into the hundreds of megahertz. The power supply input must be decoupled with a low equivalent series inductance (ESL) and a low equivalent series resistance (ESR) bulk capacitor larger than 220 µF. For high frequency decoupling, place 1 µF capacitors as close as possible to the PVDD pins of the device.

### <span id="page-31-2"></span>**OUTPUT EMI FILTERING**

Additional EMI filtering may be required when the speaker traces and cables are long and present a significant capacitive load that can create additional draw from the amplifier. Typical power ferrites present a significant magnetic hysteresis cycle that affects THD performance and are not recommended for high performance designs. The NFZ series ferrite beads from Murata are recommended. These ferrite beads provide a closed hysteresis loop similar to an air coil with minimum impact on performance. The ferrite beads with output current rating ≥4 A rms, are recommended for this application. A 220 pF capacitor can be added between the output of the filter and ground to further attenuate high frequencies. Ensure the capacitor is properly sized so as not to affect idle power consumption or efficiency.

### <span id="page-31-3"></span>**PCB COMPONENT PLACEMENT**

Component selection and placement have great influence on system performance, both measured and subjective. Proper PVDD layout and decoupling is necessary to reach the specified level of performance, particularly at the highest power levels. The placement shown i[n Figure 79](#page-31-4) ensures proper output stage decoupling for each channel, for minimum supply noise and maximum separation between channels. Additional bulk decoupling is necessary to reduce current ripple at low frequencies, and can be shared between several amplifiers in a multichannel solution.

![](_page_31_Figure_10.jpeg)

<span id="page-31-4"></span>Figure 79. Recommended Component Placement {should PVDD, AVDD, and IOVDD be AV<sub>DD</sub>, P<sub>VDD,</sub> lov<sub>DD</sub>?

### <span id="page-32-0"></span>**LAYOUT**

As output power increases, take care to lay out PCB traces and wires properly among the amplifier, load, and power supply; a poor layout increases voltage drops, consequently decreasing efficiency. A good practice is to use short, wide PCB tracks to decrease voltage drops and minimize inductance. For the lowest dc resistance (DCR) and minimum inductance, ensure that trace widths for the speaker outputs are at least 200 mil for every inch of length and use 1 oz or 2 oz copper.

To maintain high output swing and high peak output power, the PCB traces that connect the output pins to the load and supply pins must be as wide as possible. In addition, good PCB layout isolates critical analog paths from sources of high interference. Separate high frequency circuits (analog and digital) from low frequency circuits.

PVDD and PGND carry most of the device current, and must be properly decoupled with multiple capacitors close to the device power supply and ground pins. To minimize ground bounce, use independent power planes to carry PVDD and PGND to the power supply. Proper grounding guidelines help improve audio performance, minimize crosstalk between channels, and prevent switching noise from coupling into the audio signal.

Properly designed multilayer PCBs can reduce electromagnetic emission and improve radio frequency (RF) immunity, compared with double-sided boards. A multilayer board allows a complete layer to be used for the ground plane, whereas the ground plane side of a double-sided board is often disrupted by signal traces.

If the system has separate analog and digital ground and power planes, the analog ground plane must be directly beneath the analog power plane, and, similarly, the digital ground plane must be directly beneath the digital power plane. There must be no overlap between the analog and digital ground planes or between the analog and digital power planes.

### <span id="page-32-1"></span>**I <sup>2</sup>C CONTROL**

The SSM3525 supports a 2-wire serial (I<sup>2</sup>C-compatible) microprocessor bus driving multiple peripherals. Two pins, serial data (SDA) and serial clock (SCL), carry information between the SSM3525 and the system I<sup>2</sup>C master controller. The SSM3525 is always a slave on the bus, meaning it cannot initiate a data transfer. Each slave device is recognized by a unique address. Using the ADDR pin provides the four device addresses, which are listed i[n Table 20.](#page-33-0) The address byte format is shown in [Table 19.](#page-33-1)  The address resides in the first seven bits of the I <sup>2</sup>C write. The LSB of this byte sets either a read or write operation. Logic Level 1 corresponds to a read operation, and Logic Level 0 corresponds to a write operation.

Connect 2.2 k $\Omega$  pull-up resistors on the lines connected to the SDA and SCL pins. The voltage on these signal lines must not be more than 5 V.

### **Addressing**

Initially, each device on the  $I^2C$  bus is in an idle state, monitoring the SDA and SCL lines for a start condition and the proper address. The  $I^2C$  master initiates a data transfer by establishing a start condition, defined by a high to low transition on SDA while SCL remains high. This transition indicates that an address or data stream follows. All devices on the bus respond to the start condition and shift the next eight bits (the 7-bit address plus the R/W bit) MSB first. The device that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse. This ninth bit is an acknowledge bit. All other devices withdraw from the bus at this point and return to the idle condition. The device address for the SSM3525 is determined by the state of the ADDR pin. See [Table 20](#page-33-0) for four available addresses.

The R/W bit determines the direction of the data. A Logic 0 on the LSB of the first byte means the master writes information to the peripheral, whereas a Logic 1 means the master reads information from the peripheral after writing the subaddress and repeating the start address. A data transfer occurs until a stop condition is encountered. A stop condition occurs when SDA transitions from low to high while SCL is held high. The timing for the  $I^2C$  port is shown in Figure 80.

Stop and start conditions can be detected at any stage during the data transfer. If these conditions are asserted out of sequence with normal read and write operations, the SSM3525 immediately jumps to the idle condition. During a given SCL high period, the user must issue only one start condition, one stop condition, or a single stop condition followed by a single start condition. If the user issues an invalid subaddress, the SSM3525 does not issue an acknowledge and returns to the idle condition. If the user exceeds the highest subaddress while in auto-increment mode, one of two actions is taken.

In read mode, the SSM3525 outputs the highest subaddress register contents until the master device issues a no acknowledge, indicating the end of a read. A no acknowledge condition is when the SDA line is not pulled low on the ninth clock pulse on SCL. If the highest subaddress location is reached while in write mode, the data for the invalid byte is not loaded into any subaddress register, a no acknowledge is issued by the SSM3525, and the device returns to the idle condition.

### **I <sup>2</sup>C Read and Write Operations**

[Figure 81](#page-33-3) shows the timing of a single-word write operation. Every ninth clock, the SSM3525 issues an acknowledge (ACK) by pulling SDA low.

[Figure 82](#page-33-4) shows the timing of a burst mode write sequence. This figure shows an example in which the target destination registers are two bytes. The SSM3525 increments its subaddress register every byte because the requested subaddress corresponds to a register or memory area with a byte word length.

The timing of a single word read operation is shown i[n Figure](#page-33-5) 83. The first  $R/\overline{W}$  bit is 0, indicating a write operation followed by the subaddress of the register to be read. After the SSM3525 acknowledges the receipt of the subaddress, the master must issue a repeated start command followed by the chip address byte with the R/W set to 1 (read). The SSM3525 acknowledges and puts 8-bit data on the SDA pin. The master then responds every ninth pulse with an acknowledge pulse to the SSM3525.

[Figure 81 t](#page-33-3)hroug[h Figure 84](#page-33-6) use the following abbreviations:

- S is the start bit
- P is the stop bit
- A<sub>M</sub> is the acknowledge by master
- As is the acknowledge by slave

### <span id="page-33-1"></span>**Table 19. I<sup>2</sup>C Device Address Byte Format Using the ADDR Pin<sup>1</sup>**

![](_page_33_Picture_417.jpeg)

<sup>1</sup> X means don't care.

### <span id="page-33-0"></span>**Table 20. ADDR Pin to I<sup>2</sup>C Device Address Mapping**

<span id="page-33-2"></span>![](_page_33_Figure_12.jpeg)

<span id="page-33-6"></span><span id="page-33-5"></span><span id="page-33-4"></span><span id="page-33-3"></span>Figure 84. Burst Mode I2C Read Format

## <span id="page-34-0"></span>APPLICATIONS INFORMATION

[Figure 64](#page-21-0) shows typical application for a single channel using I<sup>2</sup>S/TDM input and I<sup>2</sup>C control. In a typical application, the  $PV<sub>DD</sub>$  and IOV<sub>DD</sub> are supplied externally. AV<sub>DD</sub> can be generated using an internal regulator by setting the REG\_EN bit in Register 0x04 to 1. Alternately,  $AV_{DD}$  can be provided externally and disabling the REG\_EN bit. By default, the AV<sub>DD</sub> regulator is disabled. The IOV $_{\text{DD}}$  by default is set to 1.8 V and can be changed to 1.2 V by using the IOVDD\_SEL bit in Register 0x20.

During power up, turn the PVDD supply on first, followed by IOV<sub>DD</sub>. While powering off, turn off the IOVDD supply first, followed by PVDD. The  $\text{IOV}_{\text{DD}}$  must be stable before I<sup>2</sup>C commands are sent to the device. The digital input data can be 2-channel I<sup>2</sup> S or multichannel TDM format, and the desired format must be selected in the SAI control registers. Refer to the [PCM Digital Audio Serial Interface](#page-23-4) section.

On power-up, the device stays in power-down; to enable the amplifier, the SPWDN bit in Register 0x20 must be set to 0. Once this bit is set to 0, the amplifier turns on and the output starts switching.

The slew rate for the output can be set to low EMI mode in Register 0x05. By default, the slew rate is set to normal mode. In low EMI mode, the output slew rate is reduced to lower the radiated emissions at the speaker output.

The device can be reset to default settings by writing 1 to the S\_RST bit in Register 0x2E. This bit must be cleared by writing 0 to bring the device out of reset.

The  $PV_{DD}$  ( $V_{BAT}$ ) sense cannot be powered down and is enabled by default. By default, the high pass filter is enabled and it is recommended to keep it enabled to block the dc from appearing at the speaker outputs.

The fault status register, 0x11, can be read to check for any fault conditions during operation.

FB1, FB2, C7, and C8 (see [Figure 64\)](#page-21-0) are recommended for filtering the switching noise and must be placed closer to the amplifier outputs to be effective.

## <span id="page-35-0"></span>SSM3525 I <sup>2</sup>C MODE REGISTER MAP (SSM3525\_I2C\_REGMAP) REGISTER SUMMARY

![](_page_35_Picture_639.jpeg)

## <span id="page-36-0"></span>SSM3525 I<sup>2</sup>C MODE REGISTER MAP (SSM3525\_I2C\_REGMAP) REGISTER DETAILS

### <span id="page-36-1"></span>**ADI VENDOR ID REGISTER**

**Address: 0x00, Reset: 0x41, Name: VENDOR\_ID**

 0 0 0 0  $\Omega$ 

ADI Vendor ID **[7:0] VENDOR (R)**

**Table 22. Bit Descriptions for VENDOR\_ID**

![](_page_36_Picture_352.jpeg)

### <span id="page-36-2"></span>**DEVICE ID 1 REGISTER**

**Address: 0x01, Reset: 0x35, Name: DEVICE\_ID1**

![](_page_36_Picture_11.jpeg)

SSM3525 Device ID 1 **[7:0] DEVICE1 (R)**

### **Table 23. Bit Descriptions for DEVICE\_ID1**

![](_page_36_Picture_353.jpeg)

### <span id="page-36-3"></span>**DEVICE ID 1 REGISTER**

**Address: 0x02, Reset: 0x25, Name: DEVICE\_ID2**

![](_page_36_Picture_354.jpeg)

SSM3525 Device ID 2 **[7:0] DEVICE2 (R)**

![](_page_36_Picture_355.jpeg)

![](_page_36_Picture_356.jpeg)

### <span id="page-36-4"></span>**REVISION ID REGISTER**

**Address: 0x03, Reset: 0x01, Name: REVISION\_ID**

 0 

Revision ID **[7:0] REVISION (R)**

### **Table 25. Bit Descriptions for REVISION\_ID**

<span id="page-36-5"></span>![](_page_36_Picture_357.jpeg)

### **REGULATOR ENABLE AND IOVDD SELECTION REGISTER**

**Address: 0x04, Reset: 0x00, Name: REG\_ENABLE**

![](_page_37_Figure_4.jpeg)

### **Table 26. Bit Descriptions for REG\_ENABLE**

![](_page_37_Picture_367.jpeg)

### <span id="page-37-0"></span>**AMPLIFIER GAIN, EDGE CONTROL, AND SENSE SAMPLE RATE REGISTER**

**Address: 0x05, Reset: 0x22, Name: AMP\_CTRL**

![](_page_37_Figure_9.jpeg)

### **Table 27. Bit Descriptions for AMP\_CTRL**

![](_page_37_Picture_368.jpeg)

Data Sheet [SSM3525](http://www.analog.com/SSM3525?doc=SSM3525.pdf)

![](_page_38_Picture_326.jpeg)

### <span id="page-38-0"></span>**DAC CONTROL REGISTER**

**Address: 0x06, Reset: 0x32, Name: DAC\_CTRL**

![](_page_38_Figure_5.jpeg)

### **Table 28. Bit Descriptions for DAC\_CTRL**

![](_page_38_Picture_327.jpeg)

### <span id="page-39-0"></span>**DAC VOLUME CONTROL REGISTER**

**Address: 0x07, Reset: 0x40, Name: DAC\_VOL**

![](_page_39_Figure_4.jpeg)

Volume Control 00000000: +24 dB.<br>00000001: +23.625 dB.<br>00000010: +23.35 dB.

....<br>11111101: -70.875 dB.<br>11111111: Mute.

![](_page_39_Picture_167.jpeg)

<span id="page-39-1"></span>![](_page_39_Picture_168.jpeg)

### **AUDIO LIMITER CONTROL 1 REGISTER**

**Address: 0x08, Reset: 0xA4, Name: LIM\_CTRL1**

![](_page_40_Figure_4.jpeg)

### **Table 30. Bit Descriptions for LIM\_CTRL1**

<span id="page-40-0"></span>![](_page_40_Picture_263.jpeg)

### **AUDIO LIMITER CONTROL 2 REGISTER**

**Address: 0x09, Reset: 0x51, Name: LIM\_CTRL2**

![](_page_41_Figure_4.jpeg)

![](_page_41_Picture_344.jpeg)

![](_page_41_Picture_345.jpeg)

### <span id="page-42-0"></span>**AUDIO LIMITER CONTROL 3 REGISTER**

**Address: 0x0A, Reset: 0x22, Name: LIM\_CTRL3**

![](_page_42_Figure_4.jpeg)

Audio Limiter Battery Voltage Inflection Point **[7:0] VBAT\_INF (R/W)**

### **Table 32. Bit Descriptions for LIM\_CTRL3**

![](_page_42_Picture_312.jpeg)

### <span id="page-42-1"></span>**VBAT LIMITER CONTROL 1 REGISTER**

**Address: 0x0B, Reset: 0xA0, Name: VBAT\_LIM\_CTRL1**

![](_page_42_Figure_10.jpeg)

### **Table 33. Bit Descriptions for VBAT\_LIM\_CTRL1**

<span id="page-42-2"></span>![](_page_42_Picture_313.jpeg)

### **VBAT LIMITER CONTROL 2 REGISTER**

**Address: 0x0C, Reset: 0x22, Name: VBAT\_LIM\_CTRL2**

![](_page_43_Figure_4.jpeg)

VBAT Limiter Battery Voltage Threshold **[7:0] VBAT\_THRES (R/W)**

### **Table 34. Bit Descriptions for VBAT\_LIM\_CTRL2**

![](_page_43_Picture_380.jpeg)

### <span id="page-43-0"></span>**VBAT LIMITER CONTROL 3 REGISTER**

**Address: 0x0D, Reset: 0x65, Name: VBAT\_LIM\_CTRL3**

![](_page_43_Figure_10.jpeg)

### **Table 35. Bit Descriptions for VBAT\_LIM\_CTRL3**

![](_page_43_Picture_381.jpeg)

![](_page_44_Picture_1.jpeg)

![](_page_44_Picture_390.jpeg)

### <span id="page-44-0"></span>**LIMITER LINK CONTROL REGISTER**

### **Address: 0x0E, Reset: 0x00, Name: LIM\_LINK**

![](_page_44_Figure_5.jpeg)

### **Table 36. Bit Descriptions for LIM\_LINK**

![](_page_44_Picture_391.jpeg)

### <span id="page-44-1"></span>**DAC CLIP POINT CONTROL REGISTER**

**Address: 0x0F, Reset: 0xFF, Name: DAC\_CLIP**

![](_page_44_Figure_10.jpeg)

- **[7:0] DAC\_CLIP (R/W)**
- DAC High Frequency Clip Value 0xFF: Clip to 256/256 or 0 dB.<br>0xFE: Clip to 255/256 or −0.034 dB.
- 0xFD: Clip to 254/256 or −0.068 dB.
- 
- 0xFC: ...<br>0x00: Clip to 1/256 or −48.16 dB.

### **Table 37. Bit Descriptions for DAC\_CLIP**

![](_page_44_Picture_392.jpeg)

### <span id="page-45-0"></span>**FAULT CONTROL REGISTER**

### **Address: 0x10, Reset: 0x18, Name: FAULT\_CTRL**

![](_page_45_Figure_4.jpeg)

### **Table 38. Bit Descriptions for FAULT\_CTRL**

![](_page_45_Picture_324.jpeg)

### <span id="page-46-0"></span>**CHIP STATUS REGISTER**

### **Address: 0x11, Reset: 0x00, Name: STATUS**

![](_page_46_Figure_4.jpeg)

### **Table 39. Bit Descriptions for STATUS**

![](_page_46_Picture_381.jpeg)

### <span id="page-46-1"></span>**TEMPERATURE SENSOR VALUE REGISTER**

**Address: 0x12, Reset: 0x00, Name: TEMP**

![](_page_46_Figure_9.jpeg)

**[7:0] TEMP (R) ———————**<br>Temperature Sensor Readout

**Table 40. Bit Descriptions for TEMP**

![](_page_46_Picture_382.jpeg)

### <span id="page-47-0"></span>**PVDD/VBAT ADC VALUE REGISTER**

**Address: 0x13, Reset: 0x00, Name: VBAT**

![](_page_47_Figure_4.jpeg)

### **Table 41. Bit Descriptions for VBAT**

![](_page_47_Picture_346.jpeg)

### <span id="page-47-1"></span>**MASTER AND BLOCK POWER CONTROL REGISTER**

**Address: 0x20, Reset: 0x05, Name: PWR\_CTRL**

![](_page_47_Figure_9.jpeg)

### **Table 42. Bit Descriptions for PWR\_CTRL**

![](_page_47_Picture_347.jpeg)

### <span id="page-48-0"></span>**PDM CONTROL REGISTER**

**Address: 0x21, Reset: 0x00, Name: PDM\_CTRL**

![](_page_48_Figure_4.jpeg)

### **Table 43. Bit Descriptions for PDM\_CTRL**

![](_page_48_Picture_418.jpeg)

### <span id="page-48-1"></span>**SERIAL INTERFACE CONTROL 1 REGISTER**

### **Address: 0x22, Reset: 0x21, Name: SAI\_CTRL1**

![](_page_48_Figure_9.jpeg)

### **Table 44. Bit Descriptions for SAI\_CTRL1**

![](_page_48_Picture_419.jpeg)

[SSM3525](http://www.analog.com/SSM3525?doc=SSM3525.pdf) Data Sheet

![](_page_49_Picture_276.jpeg)

### <span id="page-49-0"></span>**SERIAL INTERFACE CONTROL 2 REGISTER**

**Address: 0x23, Reset: 0x00, Name: SAI\_CTRL2**

![](_page_49_Figure_5.jpeg)

### **Table 45. Bit Descriptions for SAI\_CTRL2**

![](_page_49_Picture_277.jpeg)

![](_page_50_Picture_1.jpeg)

![](_page_50_Picture_237.jpeg)

### <span id="page-50-0"></span>**SERIAL INTERFACE PLACEMENT CONTROL 1 REGISTER**

**Address: 0x24, Reset: 0x01, Name: SAI\_PLACE1**

![](_page_50_Figure_5.jpeg)

### **Table 46. Bit Descriptions for SAI\_PLACE1**

<span id="page-50-1"></span>![](_page_50_Picture_238.jpeg)

### **SERIAL INTERFACE PLACEMENT CONTROL 2 REGISTER**

**Address: 0x25, Reset: 0x21, Name: SAI\_PLACE2**

![](_page_51_Figure_4.jpeg)

### **Table 47. Bit Descriptions for SAI\_PLACE2**

![](_page_51_Picture_376.jpeg)

### <span id="page-51-0"></span>**SERIAL INTERFACE PLACEMENT CONTROL 3 REGISTER**

**Address: 0x26, Reset: 0x21, Name: SAI\_PLACE3**

![](_page_51_Figure_9.jpeg)

### **Table 48. Bit Descriptions for SAI\_PLACE3**

![](_page_51_Picture_377.jpeg)

## Data Sheet [SSM3525](http://www.analog.com/SSM3525?doc=SSM3525.pdf)

![](_page_52_Picture_253.jpeg)

### <span id="page-52-0"></span>**SERIAL INTERFACE PLACEMENT CONTROL 4 REGISTER**

**Address: 0x27, Reset: 0x21, Name: SAI\_PLACE4**

![](_page_52_Figure_5.jpeg)

### **Table 49. Bit Descriptions for SAI\_PLACE4**

<span id="page-52-1"></span>![](_page_52_Picture_254.jpeg)

### **SERIAL INTERFACE PLACEMENT CONTROL 5 REGISTER**

**Address: 0x28, Reset: 0x01, Name: SAI\_PLACE5**

![](_page_53_Figure_4.jpeg)

### **Table 50. Bit Descriptions for SAI\_PLACE5**

![](_page_53_Picture_312.jpeg)

### <span id="page-53-0"></span>**SERIAL INTERFACE PLACEMENT CONTROL 6 REGISTER**

**Address: 0x29, Reset: 0x01, Name: SAI\_PLACE6**

![](_page_53_Figure_9.jpeg)

### **Table 51. Bit Descriptions for SAI\_PLACE6**

![](_page_53_Picture_313.jpeg)

### <span id="page-54-0"></span>**AGC\_GAIN1 INPUT DATA PLACEMENT REGISTER**

Data

**Address: 0x2A, Reset: 0x00, Name: AGC\_PLACE1**

![](_page_54_Figure_4.jpeg)

assigned slot.<br>110: AGC\_GAIN1 data starts at Bit 48 within 101: AGC\_GAIN1 data starts at Bit 40 within

assigned slot.<br>111: AGC\_GAIN1 data starts at Bit 54 within

assigned slot.

Slot Used for Limiter Linking AGC\_GAIN1 10: AGC\_GAIN data placed in Slot 3. 1: AGC\_GAIN data placed in Slot 2. 0: AGC\_GAIN data placed in Slot 1.

![](_page_54_Picture_273.jpeg)

### <span id="page-55-0"></span>**AGC\_GAIN2 INPUT DATA PLACEMENT REGISTER**

**Address: 0x2B, Reset: 0x00, Name: AGC\_PLACE2**

![](_page_55_Picture_4.jpeg)

### Placement Within Slot for AGC\_GAIN2

- Data
	- 1: AGC\_GAIN2 data starts at Bit 8 within 0: AGC\_GAIN2 data starts at Bit 0 within assigned slot.
	- 10: AGC\_GAIN2 data starts at Bit 16 within assigned slot.
	- assigned slot.<br>11: AGC\_GAIN2 data starts at Bit 24 within
	- assigned slot.<br>100: AGC\_GAIN2 data starts at Bit 32 within assigned slot.
	- 101: AGC\_GAIN2 data starts at Bit 40 within
	- assigned slot.<br>110: AGC\_GAIN2 data starts at Bit 48 within
- assigned slot.<br>111: AGC\_GAIN2 data starts at Bit 54 within
- assigned slot.

### Slot Used for Limiter Linking AGC\_GAIN2

10: AGC\_GAIN data placed in Slot 3. 1: AGC\_GAIN data placed in Slot 2. 0: AGC\_GAIN data placed in Slot 1.

![](_page_55_Picture_303.jpeg)

### <span id="page-56-0"></span>**AGC\_GAIN3 INPUT DATA PLACEMENT REGISTER**

Data

**Address: 0x2C, Reset: 0x00, Name: AGC\_PLACE3**

![](_page_56_Figure_4.jpeg)

assigned Slot.<br>110: AGC\_GAIN3 data starts at Bit 48 within

assigned Slot.<br>111: AGC\_GAIN3 data starts at Bit 54 within assigned Slot.

Slot Used for Limiter Linking AGC\_GAIN3 10: AGC\_GAIN data placed in Slot 3. 1: AGC\_GAIN data placed in Slot 2. 0: AGC\_GAIN data placed in Slot 1.

![](_page_56_Picture_280.jpeg)

### <span id="page-57-0"></span>**AGC\_GAIN4 INPUT DATA PLACEMENT REGISTER**

**Address: 0x2D, Reset: 0x00, Name: AGC\_PLACE4**

![](_page_57_Picture_4.jpeg)

### Placement Within Slot for AGC\_GAIN4 **[7:5] AGC\_GAIN4\_PLACE (R/W)**  $\longrightarrow$  **[4:0] AGC\_GAIN4\_SLOT (R/W)**

- Data
	- 0: AGC\_GAIN4 data starts at Bit 0 within assigned slot.
	- 1: AGC\_GAIN4 data starts at Bit 8 within assigned slot.
	- assigned slot.<br>11: AGC\_GAIN4 data starts at Bit 24 within 10: AGC\_GAIN4 data starts at Bit 16 within
	-
	- assigned slot.<br>100: AGC\_GAIN4 data starts at Bit 32 within assigned slot.
	- 101: AGC\_GAIN4 data starts at Bit 40
	- 110: AGC\_GAIN4 data starts at Bit 48 within within assigned slot.
- assigned slot.<br>111: AGC\_GAIN4 data starts at Bit 54 within assigned slot.
- Slot Used for Limiter Linking AGC\_GAIN4
	- 10: AGC\_GAIN data placed in Slot 3. 1: AGC\_GAIN data placed in Slot 2. 0: AGC\_GAIN data placed in Slot 1.
	-

![](_page_57_Picture_303.jpeg)

### <span id="page-58-0"></span>**SOFTWARE RESET REGISTER**

**Address: 0x2E, Reset: 0x00, Name: SOFT\_RESET**

![](_page_58_Figure_4.jpeg)

0: Normal operation.<br>1: Reset all blocks and I2C registers.

**Table 56. Bit Descriptions for SOFT\_RESET**

![](_page_58_Picture_118.jpeg)

## OUTLINE DIMENSIONS

![](_page_59_Figure_3.jpeg)

Figure 85. 23-Ball Wafer Level Chip Scale Package [WLCSP]  $(CB-23-2)$ Dimensions shown in millimeters

### <span id="page-59-0"></span>**ORDERING GUIDE**

![](_page_59_Picture_229.jpeg)

 $1 Z =$  RoHs Compliant Part.

**©2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D16190-0-5/18(A)** 

![](_page_59_Picture_9.jpeg)

www.analog.com

Rev. A | Page 60 of 60