

LT1310

1.5A Boost DC/DC Converter with Phase-Locked Loop

FEATURES

- **Synchronizable or Constant Frequency Low Noise Output**
- **Synchronizable Up to 4.5MHz**
- Wide Input Voltage Range: 2.8V to 18V
- Low Profile Surface Mount Solution (All Ceramic Capacitors)
- Low V_{CESAT} Switch: 240mV at 1A
- \blacksquare Adjustable Output from V_{IN} to 35V
- Small Thermally Enhanced 10-Lead MSOP Package

APPLICATIONS

- Instruments
- Avionics
- Data Acquisition
- Communications
- Imaging
- Ultrasound

Figure 1. 5V to 12V Converter Synchronized at 1.6MHz

DESCRIPTION

The LT® 1310 boost DC/DC converter combines a 1.5A current mode PWM switcher with an integrated phaselocked loop, allowing the user to set the switching frequency anywhere from 10kHz to 4.5MHz. Intended for use in applications where switching frequency must be accurately controlled, the LT1310 can generate 12V at up to 400mA from a 5V input.

Switching frequency is set with an external capacitor, and the device can be operated in either free-running or phaselocked mode. A wide capture range of nearly 2:1 allows the free-running frequency to be set using standard $\pm 10\%$ tolerance NP0 dielectric capacitors.

The LT1310 is available in the tiny thermally enhanced 10-lead MSOP package.

 $\overline{\mathcal{I}}$, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATIO U

1

ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The ● **denotes specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25**°**C. VIN = 3.3V, VSHDN = 3.3V, unless otherwise noted. (Note 2)**

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: The LT1310E is guaranteed to meet performance specifications from 0 \degree C to 70 \degree C. Specifications over the $-40\degree$ C to 85 \degree C operating temperature range are assured by design, chacterization and correlation with statistical process controls.

sn1310 1310fs

TYPICAL PERFORMANCE CHARACTERISTICS

TYPICAL PERFORMANCE CHARACTERISTICS

PIN FUNCTIONS

FB (Pin 1): Feedback Pin for Error Amplifier. Connect the resistor divider here to set output voltage according to the formula:

$$
V_{OUT}
$$
 = 1.255(1 + R1/R2) $\sum_{P=1}^{V_{OUT}}$

Minimize trace area at this pin.

SHDN (Pin 2): Shutdown Pin. For active mode, tie this pin to a voltage between 2.4V and 18V. To disable the part and go into low current mode, pull this pin below 0.4V.

PLL-LPF (Pin 3): Phase Locked-Loop Filter Pin. This is the output of the phase detector and also the input to the voltage controlled oscillator (VCO). Connect an RC filter here. Typically, $R = 3k$ and $C = 1500pF$. The voltage range at the PLL-LPF pin is approximately 0V to 1.5V with 1.5V corresponding to the maximum switching frequency. For applications not requiring synchronization, use a pull-up resistor at this pin; the pull-up voltage must be above 2.4V. Set the pull-up resistor value according to:

$$
R_{PULLUP} = \frac{(V_{PULLUP} - 1.5V)}{300 \mu A}
$$

For a pull-up voltage of 5V:

$$
R_{PULLUP} = \frac{(5V - 1.5V)}{300 \mu A} \approx 11.6k
$$

SYNC (Pin 4): Frequency Synchronization Pin. Inject the external synchronizing signal here. The phase detector is edge triggered and when locked the rising edge of the sync signal will be aligned with the turn-on of the power transistor. The SYNC signal must have a minimum HIGH amplitude of 1.2V and a maximum LOW amplitude of 0.2V with the signal staying low for at least 100ns.

1.2V (MIN)
0.2V (MAX)

$$
\frac{1.2V}{100ns} \frac{1}{\frac{1}{100ns} \frac{1}{\frac{1}{100ns}}}
$$

GND (Pin 5, Exposed Pad): Ground. **Tie both Pin 5 and the exposed pad directly to local ground plane**. The ground metal to the exposed pad should be wide for better heat dissipation. Multiple vias (local ground plane \leftrightarrow ground backplane) placed close to the exposed pad can further aid in reducing thermal resistance. The exposed pad must be soldered to ground for the LT1310 to function properly.

SW (Pins 6, 7): Switch Pin. **Must tie Pin 6 to Pin 7**. Connect inductor/diode here. Minimize trace area at this pin to keep EMI down.

VIN (Pin 8): Supply Pin. Must be bypassed as close as possible to the pin.

CT (Pin 9): Timing Capacitor Pin for VCO. Place the timing capacitor from this pin to ground to set the frequency range for the oscillator. Minimize trace at this pin to reduce stray capacitance.

VC (Pin 10): Compensation Pin for Error Amplifier. Tie an RC network here to compensate the voltage feedback loop.

BLOCK DIAGRAM

OPERATION

To understand operation, refer to the Block Diagram. The LT1310 contains a boost switching regulator that can be phase locked to an external synchronizing signal. The boost regulator uses current mode control and contains a 1.5A NPN power transistor. This type of control uses two feedback loops. The main control loop sets output voltage and operates as follows: a load step causes V_{OUT} and the FB voltage to be slightly perturbed. The error amplifier A1 responds to this change in FB by driving the V_C pin either higher or lower. Because switch current is proportional to the V_C pin voltage, this change causes the switch current to be adjusted until V_{OUT} is once again satisfied. Loop compensation is taken care of by an RC network from the V_C pin to ground. Inside this main loop is another that sets current limit on a cycle-by-cycle basis. This loop utilizes current comparator A2 to control peak current. The oscillator issues a set pulse to the flip-flop at the beginning of each cycle, turning the switch on. With the switch now in the ON state, the SW pin is effectively connected to ground. Current ramps up in the inductor linearly at a rate of V_{IN}/L . Switch current is set by the V_C pin voltage and

when the voltage across R_{SENSE} trips the current comparator, a reset pulse will be generated and the switch will be turned off. Since the inductor is now loaded up with current, the SW pin will fly high until it is clamped by the catch diode, D1. Current will flow through the diode decreasing at a rate of $(V_{OUT} - V_{IN})/L$ until the oscillator issues a new set pulse, causing the cycle to repeat.

The LT1310 is phase lockable up to 4.5MHz, giving the user precise control over switching frequency. The phase detector compares the incoming sync signal to the internal oscillator signal. If the switching frequency is lower than the sync signal, or if the phase lags the sync signal, then the phase detector output will source current into the PLL-LPF pin, driving it higher. The PLL-LPF pin is also the input to the voltage controlled oscillator. If the sync signal is slower than the switching frequency, the PLL-LPF pin will sink current until the PLL-LPF pin voltage drops. When locked, the PLL-LPF pin rests at a voltage between 0V and 1.5V. The PLL-LPF pin is capable of sinking or sourcing approximately 140µA.

sn1310 1310fs

OPERATION

CT Selection for Operating Frequency

To synchronize to an external input signal, the timing capacitor and PLL filter components must be chosen properly. This is a simple process and can be done using the graph in Figure␣2a.

In Figure 2a, operating frequency is plotted versus timing capacitor (C_T) with the upper and lower lines corresponding to the minimum and maximum lock frequency given a specific C_T value. To choose the right timing capacitor, find the intersection of the desired operating frequency and the dashed line. Then move to the corresponding C_T value.

Alternately, use the following equations as a starting point:

for $f_{\text{L} \cap C}$ ≥ 2MHz:

$$
C_T = 0.75 \left(\frac{250 \cdot 10^{-6}}{f_{LOCK}} - 40 \cdot 10^{-12} \right)
$$

for $f_{\text{LOCK}} \leq 2M$ Hz:

$$
C_T = 0.75 \left(\frac{310 \cdot 10^{-6}}{f_{\text{LOCK}}} - 60 \cdot 10^{-12} \right)
$$

Figure 2a. C^T vs Operating Frequency

Because the lock range for the PLL is nearly 2:1, the nearest standard value NP0 capacitor can be used. For the application shown in Figure 1, a 1.6MHz switching frequency corresponds to an 100pF timing capacitor. Since the switching frequency affects inductor ripple current, the inductor must also be scaled. Table 1 shows recommended component values for various switching frequencies.

Figure 2b. Circuit Used for C^T Selection

7

Inductor Selection

Several inductors that work well with the LT1310 are listed in Table 2. This table is not exclusive; there are many other manufacturers and inductors that can be used. Consult each manufacturer for more detailed information and for their entire selection of related parts, as many different sizes and shapes are available. Ferrite core inductors should be used to obtain the best efficiency, as core losses at high frequency are much lower for ferrite cores than for the cheaper powdered-iron ones. Choose an inductor that can handle at least 1.5A without saturating, and ensure that the inductor has a low DCR (copper wire resistance) to minimize ²R power losses. Note that in some applications, the current handling requirements of the inductor can be lower, such as in the SEPIC topology where each inductor only carries one-half of the total switch current. Switching frequency will also affect inductor requirements with higher frequencies corresponding to lower inductance values. A good starting point is to set the inductor ripple current equal to one-third of the peak switch current.

The inductors shown in Table 2 were chosen for small size. For better efficiency, use similar valued inductors with a larger volume.

Table 2. Recommended Inductors

Capacitor Selection

Low ESR (equivalent series resistance) capacitors should be used at the output to minimize the output ripple voltage. Multilayer ceramic capacitors are an excellent choice, as they have an extremely low ESR and are available in very small packages. X5R dielectrics are preferred, followed by X7R, as these materials retain the capacitance over wide voltage and temperature ranges. A 4.7µF to 20µF output capacitor is sufficient for most applications, but systems with very low output currents may need only a 1_uF or 2.2_{uF} output capacitor. Solid tantalum or OS-CON capacitors can be used, but they will occupy more board area than a ceramic and will have a higher ESR. Always use a capacitor with a sufficient voltage rating.

Ceramic capacitors also make a good choice for the input decoupling capacitor, which should be placed as close as possible to the LT1310. A 2.2µF to 4.7µF input capacitor is sufficient for most applications. Table 3 shows a list of several ceramic capacitor manufacturers. Consult the manufacturers for detailed information on their entire selection of ceramic parts.

Compensation—Adjustment

To compensate the feedback loop of the LT1310, a series resistor-capacitor network should be connected from the V_C pin to GND. For most applications, a capacitor in the range of 220pF to 1500pF will suffice. With a switching frequency of 1.6MHz, a good starting value for the compensation capacitor, C_C , is 820pF. The compensation resistor, R_C , is usually in the range of 5k to 30k. A good technique to compensate a new application is to use a 30k Ω potentiometer in place of R_C, and use a 820pF capacitor for C_C . By adjusting the potentiometer while observing the transient response, the optimum value for R_C can be found. Figures 3a to 3c illustrate this process for the circuit of Figure 1 with a load current stepped from

sn1310 1310fs

Figure 3a. Transient Response Shows Excessive Ringing

Figure 3b. Transient Response is Better

Figure 3c. Transient Response is Well Damped

100mA to 200mA. Figure 3a shows the transient response with R_C equal to 3k. The phase margin is poor as evidenced by the excessive ringing in the output voltage and inductor current. In Figure 3b, the value of R_C is increased to 6k, which results in a more damped response. Figure 3c shows the results when R_C is increased further to 15k. The transient response is nicely damped and the compensation procedure is complete.

Compensation—Theory

Like all other current mode switching regulators, the LT1310 needs to be compensated for stable and efficient operation. Two feedback loops are used in the LT1310: a fast current loop which does not require compensation, and a slower voltage loop which does. Standard Bode plot analysis can be used to understand and adjust the voltage feedback loop.

As with any feedback loop, identifying the gain and phase contribution of the various elements in the loop is critical. Figure 4 shows the key equivalent elements of a boost converter. Because of the fast current control loop, the power stage of the IC, inductor and diode have been replaced by the equivalent transconductance amplifier g_{mp} . g_{mp} acts as a current source where the output current is proportional to the V_C voltage. Note that the maximum output current of g_{mp} is finite due to the current limit in the IC.

From Figure 4, the DC gain, poles and zeroes can be calculated as follows:

Output Pole: P1=
$$
\frac{2}{2 \cdot \pi \cdot R_L \cdot C_{OUT}}
$$

Error Amp Pole: P2=
$$
\frac{1}{2 \cdot \pi \cdot R_0 \cdot C_C}
$$

Error Amp Zero: Z1=
$$
\frac{1}{2 \cdot \pi \cdot R_C \cdot C_C}
$$
DC Gain: A =
$$
\frac{1.25}{V_{OUT}} \cdot g_{ma} \cdot R_0 \cdot g_{mp} \cdot R_L
$$

In addition to the elements from Figure 4, current mode control aslo results in some other poles and zeroes. These are as follows:

RHP Zero:
$$
Z2 = \frac{V_{IN}^2 \cdot R_L}{2 \cdot \pi \cdot V_{OUT}^2 \cdot L}
$$

\nOutput Zero: $Z3 = \frac{1}{2 \cdot \pi \cdot ESR \cdot C_{OUT}}$
\nCurrent Mode Pole: $P3 > \frac{f_S}{3}$

The Current Mode zero is a right half plane zero which can be an issue in feedback control design, but is manageable with proper external component selection.

Figure 4. Boost Converter Equivalent Model

Using the circuit of Figure 1 as an example, the following table shows the parameters used to generate the Bode plot shown in Figure 5.

Table 4. Bode Plot Parameters

From Figure 5, the phase is 120° when the gain reaches 0dB giving a phase margin of 60° . This is more than adequate. The crossover frequency is 50kHz, which is about three times lower than the frequency of the right half plane zero Z2. It is important that the crossover frequency be at least three times lower than the frequency of the RHP zero to achieve adequate phase margin.

Figure 5. Bode Plot of Figure 1's Circuit

Diode Selection

A Schottky diode is recommended for use with the LT1310. The Microsemi UPS120 is a very good choice. Where the input to output voltage differential exceeds 20V, use the UPS140 (a 40V diode). These diodes are rated to handle an average forward current of 1A. For applications where the average forward current of the diode is less than 0.5A, an ON Semiconductor MBR0520 diode can be used.

Setting Output Voltage

To set the output voltage, select the values of R1 and R2 (see Figure 1) according to the following equation:

$$
R1 = R2 \left(\frac{V_{OUT}}{1.255V} - 1 \right)
$$

A good range for R2 is from 5k to 30k.

Layout Hints

The high speed operation of the LT1310 demands careful attention to board layout. You will not get advertised performance with careless layout. Figure 6 shows the recommended component placement for a boost converter.

Figure 6. Recommended Component Placement for Boost Converter. Note Direct High Current Paths Using Wide PC Traces. Minimize Trace Area at Pin 10 (VC), Pin 9 (C^T) and Pin 1 (FB). Use Multiple Vias to Tie Pin 5 Copper and the Exposed Pad to Ground Plane. Use Vias at One Location Only to Avoid Introducing Switching Currents Into the Ground Plane

U PACKAGE DESCRIPTIO

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. 11

TYPICAL APPLICATION

RELATED PARTS

ThinSOT is a trademark of Linear Technology Corporation.

