UD0506T

Planar Ultrafast Rectifier Low VF type, 5A, 600V, 1.3V, TP/TP-FA



http://onsemi.com

Features

- High breakdown voltage (VRRM=600V)
- Low noise at the time of reverse recovery
- · Halogen free compliance

- · Fast reverse recovery time
- Low forward voltage (VF max=1.3V)

Specifications


Absolute Maximum Ratings at Ta=25°C

Parameter	Symbol	Conditions	Ratings	Unit
Repetitive Peak Reverse Voltage	VRRM		600	V
Average Output Current	Io		5	Α
Surge Forward Current	IFSM	Sine wave 10ms	40	Α
Junction Temperature	Tj		150	°C
Storage Temperature	Tstg		-55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


Package Dimensions unit : mm (typ)

7518-002



Package Dimensions unit : mm (typ)

7003-001




Product & Package Information

• Package : TP


• JEITA, JEDEC : SC-64, TO-251 • Minimum Packing Quantity : 500 pcs./bag • Package : TP-FA

• JEITA, JEDEC : SC-63, TO-252 • Minimum Packing Quantity : 700 pcs./reel

Marking (TP, TP-FA)



Packing Type (TP-FA): TL



Electrical Connection




Electrical Characteristics at Ta=25°C

Parameter	Symbol	Conditions	Ratings			Unit	
Faianietei	Symbol	Conditions	min	typ	max	Onit	
Reverse Voltage	VR	I _R =1mA	600			V	
Forward Voltage	VF	IF=5A		1.1	1.3	V	
Reverse Current	IR	V _R =600V			10	μΑ	
Reverse Recovery Time	t _{rr} 1	I _F =5A, di / dt=100A/μs		120	150	ns	
neverse necovery fille	t _{rr} 2	IF=0.5A, IR=1A		53		ns	
Thermal Resistance	Rth(j-c)	Junction -Case		6		°C / W	

Ordering Information

Device	Package	Shipping	memo
UD0506T-H	TP	500pcs./bag	Ph Free and balagon Free
UD0506T-TL-H	TP-FA	700pcs./reel	Pb Free and halogen Free



1.0 IT14718


IT15502

Taping Specification

UD0506T-TL-H


Packing Format

Package Name	Carrier Tape	Maximum Number of devices contained (pcs)			Packing	format
	Туре	Reel	Inner box	Outer box	Inner BOX (C-1)	Outer BOX (A-7)
TP-FA	TP	700	2, 100	12, 600	3 reels contained	6 inner boxes contained
					Dimensions:mm (external)	Dimensions:mm (external)
					183×72×185	440×195×210




Taping configuration

1. Carrier tape size (unit:mm)



7. Device placement direction




Those with one electrode terminal on the feed hole side · · · · · TL

Outline Drawing

UD0506T-TL-H

Mass (g) Unit 0.282 *For reference mm 6. 5±0. 2 2. 3±0. 2 5. O±0. 2 1. 5±0. 2 0. 5±0. 1 [*1] 7. 0±0. 3 5. 5±0. 2 LOT No. 1. 2±0. 3 0. 5±0. 15 L 0. 85±0. 2 2. 5±0. 3 2 3 1. 2±0. 3 0. 6±0. 2 0~0.2 2. 3±0. 2 2. 3±0. 2 Pin 2 is idle pin with electrical designation only carried. *1:Lot indication

Land Pattern Example




Bag Packing Specification


UD0506T-H


1. Packing Format

Package Name	Maximum Number of devices contained (pcs)					
1 4 4 11 4 8 4 1 1 4 1 1 1	Bag	Inner box	Outer box			
TP		B-1	A-1	A-2		
1 Γ	500	10,000	50,000	30,000		
		Packing fo	ormat (Dimensions:mm (external))			
		Inner box	Outer	рох		
		B-1	A-1	A-2		
		445×225×55	470×250×300	470×250×190		

2. Bag dimensions (unit:mm)








4. Outer box label (unit:mm)

It is a label at the time of factory shipments, The form of a label may change in physical distribution process,


NOTE (1)
The LEAD FREE * description shows that the surface treatment of the terminal is lead free.

Label			JEITA Phase
LEAD	FREE	3	JEITA Phase 3A
LEAD	FREE	4	JEITA Phase 3



Outline Drawing

UD0506T-H



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa