ISL8700, ISL8701, ISL8702



Data Sheet

March 21, 2008

```
FN9250.2
```

Adjustable Quad Sequencer

The ISL8700, ISL8701, ISL8702 family of ICs provide four delay adjustable sequenced outputs while monitoring an input voltage all with a minimum of external components.

High performance DSP, FPGA, μ P and various subsystems require input power sequencing for proper functionality at initial power-up and the ISL870x provides this function while monitoring the distributed voltage for over and undervoltage compliance.

The ISL8700 and ISL8701 operate over the +2.5V to +24V nominal voltage range, whereas the ISL8702 operates over the +2.5V to +12V nominal voltage range. All three have a user adjustable time from UV and OV voltage compliance to sequencing start via an external capacitor when in auto start mode and adjustable time delay to subsequent ENABLE output signal via external resistors.

Additionally, the ISL8702 provides an input for sequencing on and off operation (SEQ_EN) and for voltage window compliance reporting (FAULT) over the +2.5V to +12V voltage range.

Easily daisy chained for more than 4 sequenced signals.

Altogether, the ISL870x provides these adjustable features with a minimum of external BOM. See Figure 1 for typical implementation.

Ordering Information

PART NUMBER (Note)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-free)	PKG. DWG. #		
ISL8700IBZ*	ISL 8700IBZ	-40 to +85	14 Ld SOIC	M14.15		
ISL8701IBZ*	ISL 8701IBZ	-40 to +85	14 Ld SOIC	M14.15		
ISL8702IBZ*	ISL 8702IBZ	-40 to +85	14 Ld SOIC	M14.15		
ISL870xEVAL1	Evaluation Platform					

*Add "-T" suffix for tape and reel. Please refer to TB347 for details on reel specifications.


NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Features

- Adjustable Delay to Subsequent Enable Signal
- Adjustable Delay to Sequence Auto Start
- Adjustable Distributed Voltage Monitoring
- Undervoltage and Overvoltage Adjustable Delay to Auto Start Sequence
- I/O Options ENABLE (ISL8700, ISL8702) and ENABLE# (ISL8701) SEQ_EN (ISL8702)
- Voltage Compliance Fault Output
- Pb-Free (RoHS Compliant)


Applications

- Power Supply Sequencing
- System Timing Function



* SEQ_EN and FAULT are not available on ISL8700 and ISL8701 FIGURE 1. ISL870x IMPLEMENTATION

Pinouts



Absolute Maximum Ratings

ISL8700, ISL8701 V _{IN} , ENABLE(#), FAULT 27V, to -0.3V
ISL8702 V _{IN} , ENABLE(#), FAULT 14V, to -0.3V
TIME, TB, TC, TD, UV, OV+6V, to -0.3V
SEQ_EN(#) V _{IN} +0.3V, to -0.3V
ENABLE, ENABLE # Output Current

Operating Conditions

Temperature Range40°C to +85°C
Supply Voltage Range (Nominal) 2.5V to 24V
ISL8702 Supply Voltage Range (Nominal) 2.5V to 12V

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)
14 Ld SOIC	110
Maximum Junction Temperature (Plastic Package)	+125°C
Maximum Storage Temperature Range65°	C to +150°C
Pb-free Reflow Profilese	e link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:

1. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications	Nominal V_{IN} = 2.5V to +24V, $T_A = T_J = -40^{\circ}$ C to +85°C, Unless Otherwise Specified.
	ISL8702 V _{IN} = 2.5V to +12V

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
UV AND OV INPUTS				1		
UV/OV Rising Threshold	V _{UVRvth}		1.16	1.21	1.28	V
UV/OV Falling Threshold	V _{UVFvth}		1.06	1.10	1.18	V
UV/OV Hysteresis	V _{UVhys}	V _{UVRvth} - V _{UVFvth}	-	104	-	mV
UV/OV Input Current	I _{UV}		-	10	-	nA
TIME, ENABLE/ENABLE# OUTPUTS						
TIME Pin Charging Current	ITIME		-	2.6	-	μA
TIME Pin Threshold	V _{TIME_VTH}		1.9	2.0	2.25	V
Time from V _{IN} Valid to ENABLE_A	^t VINSEQpd	SEQ_EN = high, C _{TIME} = open	-	30	-	μs
	tVINSEQpd_10	SEQ_EN = high, C _{TIME} = 10nF	-	7.7	-	ms
	tVINSEQpd500	SEQ_EN = high, C _{TIME} = 500nF	-	435	-	ms
Time from V _{IN} Invalid to Shutdown	^t shutdown	UV or OV to simultaneous shutdown	-	-	1	μs
ENABLE Output Resistance	R _{EN}	I _{ENABLE} = 1mA	-	100	-	Ω
ENABLE Output Low	Vol	I _{ENABLE} = 1mA	-	0.1	-	V
ENABLE Pull-Down Current	I _{pulld}	ENABLE = 1V	10	15	-	mA
Delay to Subsequent ENABLE Turn-On/Off	^t del_120	R _{TX} = 120kΩ	155	195	240	ms
	t _{del_3}	R _{TX} = 3kΩ	3.5	4.7	6	ms
	t _{del_0}	$R_{TX} = 0\Omega$	-	0.5	-	ms
SEQUENCE ENABLE AND FAULT I/O				I	1	1
V _{IN} Valid to FAULT Low	t _{FLTL}		15	30	50	μs
V _{IN} Invalid to FAULT High	^t FLTH		-	0.5	-	μs
FAULT Pull-down Current		FAULT = 1V	10	15	-	mA
SEQ_EN Pull-up Voltage	V _{SEQ}	SEQ_EN open	-	V _{IN}	-	V
SEQ_EN Low Threshold Voltage	Vil _{SEQ_EN}		-	-	0.3	V
SEQ_EN High Threshold Voltage	Vih _{SEQ_EN}		1.2	-	-	V
Delay to ENABLE_A Deasserted	tSEQ_EN_ENA	SEQ_EN low to ENABLE_A low	-	0.2	1	μs

Electrical Specifications


Nominal V_{IN} = 2.5V to +24V, T_A = T_J = -40°C to +85°C, Unless Otherwise Specified. ISL8702 V_{IN} = 2.5V to +12V **(Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BIAS						
IC Supply Current	I _{VIN_2.2V}	V _{IN} = 2.2V	-	191	-	μA
	IVIN_12V	V _{IN} = 12V	-	246	400	μA
	IVIN_24V	V _{IN} = 24V	-	286	-	μA
V _{IN} Power On Reset	V _{IN_POR}	V _{IN} low to high	-	2.08	2.5	V

Pin Descriptions

PIN NUMBER ISL8700 ISL8701 ISL8702		ER			
		PIN NAME	FUNCTION DESCRIPTION		
NA	1	NA	ENABLE#_D	Active low open drain sequenced output. Sequenced on after ENABLE#_C and first output to sequence off for the ISL8701. Tracks $V_{\rm IN}$ upon bias.	
1	NA	1	ENABLE_D	Active high open drain sequenced output. Sequenced on after ENABLE_C and first output to sequence off for the ISL8700, ISL8702. Pulls low with $V_{IN} < 1V$.	
NA	2	NA	ENABLE#_C	Active low open drain sequenced output. Sequenced on after ENABLE#_B and sequenced off after ENABLE#_D for the ISL8701. Tracks V _{IN} upon bias.	
2	NA	2	ENABLE_C	Active high open drain sequenced output. Sequenced on after ENABLE_B and sequenced off after ENABLE_D for the ISL8700, ISL8702. Pulls low with $V_{IN} < 1V$.	
NA	3	NA	ENABLE#_B	Active low open drain sequenced output. Sequenced on after ENABLE#_A and sequenced off after ENABLE#_C for the ISL8701. Tracks V_{IN} upon bias.	
3	NA	3	ENABLE_B	Active high open drain sequenced output. Sequenced on after ENABLE_A and sequenced off after ENABLE_C for the ISL8700, ISL8702. Pulls low with $V_{IN} < 1V$.	
NA	4	NA	ENABLE#_A	Active low open drain sequenced output. Sequenced on after CTIME period and sequenced off after ENABLE#_B for the ISL8701. Tracks V_{IN} upon bias.	
4	NA	4	ENABLE_A	Active high open drain sequenced output. Sequenced on after CTIME period and sequenced off after ENABLE_B for the ISL8700, ISL8702. Pulls low with $V_{IN} < 1V$.	
5	5	5	OV	The voltage on this pin must be under its 1.22V Vth or the four ENABLE outputs will be immediately pulled down. Conversely the 4 ENABLE# outputs will be released to be pulled high via external pull ups.	
6	6	6	UV	The voltage on this pin must be over its 1.22V Vth or the four ENABLE outputs will be immediately pulled down. Conversely the 4 ENABLE# outputs will be released to be pulled high via external pull ups.	
7	7	7	GND	IC ground.	
NA	NA	8	FAULT	The V _{IN} voltage when not within the desired UV to OV window will cause FAULT to be released to be pulled high to a voltage equal to or less than V _{IN} via an external resistor.	
NA	NA	9	SEQ_EN	This pin provides a sequence on signal input with a high input. Internally pulled high to V_{IN} .	
NA	NA	NA	SEQ_EN#	This pin provides a sequence on signal input with a low input. Internally pulled high to V_{IN} .	
10	10	10	TIME	This pin provides a 2.6 μ A current output so that an adjustable V _{IN} valid to sequencing on and off start delay period is created with a capacitor to ground.	
11	11	11	ТВ	A resistor connected from this pin to ground determines the time delay from ENABLE_A being active to ENABLE _B being active on turn-on and also going inactive on turn-off via the SEQ_IN input.	
12	12	12	TC	A resistor connected from this pin to ground determines the time delay from ENABLE_B being active to ENABLE _C being active on turn-on and also going inactive on turn-off via the SEQ_IN input.	
13	13	13	TD	A resistor connected from this pin to ground determines the time delay from ENABLE_C being active to ENABLE _D being active on turn-on and also going inactive on turn-off via the SEQ_IN input.	
14	14	14	V _{IN}	IC Bias Pin Nominally 2.5V to 24V (2.5V to 12V for ISL8702). This pin requires a 1μ F decoupling capacitor close to IC pin.	

Functional Block Diagram



Functional Description

The ISL870x family of ICs provides four delay adjustable sequenced outputs while monitoring a single distributed voltage in the nominal range of 2.5V to 24V for both under and overvoltage. Only when the voltage is in compliance will the ISL870x initiate the pre-programmed A-B-C-D sequence of the ENABLE (ISL8700, ISL8702) or ENABLE# (ISL8701) outputs. Although this IC has a bias range of 2.5V to 24V (12V for ISL8702) it can monitor any voltage >1.22V via the external divider if a suitable bias voltage is otherwise provided.

During initial bias voltage (V_{IN}) application, the ISL8700, ISL8702 ENABLE outputs are held low once V_{IN} = 1V whereas the ISL8701 ENABLE# outputs follow the rising V_{IN}. Once V_{IN} > the V_{BIAS} power-on reset threshold (POR) of 2.0V, V_{IN} is constantly monitored for compliance via the input voltage resistor divider and the voltages on the UV and OV pins and reported by the FAULT output. Internally, voltage regulators generate 3.5V and 1.17V ±5% voltage rails for internal usage once V_{IN} > POR. Once UV > 1.22V and with the SEQ_EN pin high or open, the auto sequence of the four ENABLE (ENABLE#) outputs begins as the TIME pin charges its external capacitor with a 2.6µA current source. The voltage on TIME is compared to the internal reference (V_{TIME_VTH}) comparator input and when greater than V_{TIME_VTH} the ISL8700, ISL8702 ENABLE_A is released to go high via an external pull-up

resistor or a pull-up in a DC/DC convertor enable input, for example. Conversely, ENABLE#_A output will be pulled low at this time on an ISL8701. The time delay generated by the external capacitor is to assure continued voltage compliance within the programmed limits, as during this time any OV or UV condition will halt the start-up process. TIME capacitor is discharged once V_{TIME VTH} is met.

Once ENABLE_A is active (either released high on the ISL8700, ISL8702 or pulled low on the ISL8701), a counter is started and using the resistor on TB as a timing component, a delay is generated before ENABLE B is activated. At this time, the counter is restarted using the resistor on TC as its timing component for a separate timed delay until ENABLE C is activated. This process is repeated for the resistor on TD to complete the A-B-C-D sequencing order of the ENABLE or ENABLE# outputs. At any time during sequencing if an OV or UV event is registered, all four ENABLE outputs will immediately return to their reset state; low for ISL8700, ISL8702 and high for ISL8701. CTIME is immediately discharged after initial ramp-up thus waiting for subsequent voltage compliance to restart. Once sequencing is complete, any subsequently registered UV or OV event will trigger an immediate and simultaneous reset of all ENABLE or ENABLE# outputs.

On the ISL8702, enabling of on or off sequencing can also be signaled via the SEQ_EN input pin once voltage compliance is met. Initially the SEQ_EN pin should be held low and released when sequence start is desired. The on sequence of the ENABLE outputs is as previously described. The off sequence feature is only available on the variants having the SEQ_EN or the SEQ_EN# inputs, this being the ISL8702. The sequence is D off, then C off, then B off and finally A off. Once SEQ_EN (SEQ_EN#) is signaled low (high) the TIME cap is charged to 2V once again. Once this Vth is reached ENABLE_D transitions to its reset state and CTIM is discharged. A delay and subsequent sequence off is then determined by TD resistor to ENABLE_C. Likewise, a delay to ENABLE_B and then ENABLE_A turn-off is determined by TC and TB resistor values respectively.

With the ISL8700, ISL8701, a quasi down sequencing of the ENABLE outputs can be achieved by loading the ENABLE pins with various value capacitors to ground. When a simultaneous output latch off is invoked, the caps will set the falling ramp of the various ENABLE outputs thus adjusting the time to Vth for various DC/DC convertors or other circuitry.

Regardless of IC variant, the FAULT signal is always valid at operational voltages and can be used as justification for SEQ_EN release or even controlled with an RC timer for sequence on.

Programming the Undervoltage and Overvoltage Limits

When choosing resistors for the divider, remember to keep the current through the string bounded by power loss at the top end and noise immunity at the bottom end. For most applications, total divider resistance in the $10k\Omega$ to $1000k\Omega$ range is advisable with high precision resistors being used to reduce monitoring error. Although for the ISL870x two dividers of two resistors each can be employed to separately monitor the OV and UV levels for the V_{IN} voltage which will be discussed here using a single three resistor string for monitoring the V_{IN} voltage, referencing Figure 1. In the three resistor divider string with R_u (upper), R_m (middle) and R_I (lower), the ratios of each in combination to the other two is balanced to achieve the desired UV and OV trip levels. Although this IC has a bias range of 2.5V to 24V (12V for ISL8702), it can monitor any voltage >1.22V.

The ratio of the desired overvoltage trip point to the internal reference is equal to the ratio of the two upper resistors to the lowest (ground connected) resistor.

The ratio of the desired undervoltage trip point to the internal reference voltage is equal to the ratio of the uppermost (voltage connected) resistor to the lower two resistors.

These assumptions are true for both rising (turn-on) or falling (shutdown) voltages.

The following is a practical example worked out. For detailed equations on how to perform this operation for a given supply requirement, please refer to the next section.

- 1. Determine if turn-on or shutdown limits are preferred and in this example we will determine the resistor values based on the shutdown limits.
- 2. Establish lower and upper trip level: 12V $\pm 10\%$ or 13.2V (OV) and 10.8V (UV)
- 3. Establish total resistor string value: 100k Ω , I_r = divider current
- 4. $(R_m + R_l) \times I_r = 1.1V @ UV and R_l \times I_r = 1.2V @ OV$
- 5. $R_m + R_l = 1.1 V/lr @ UV = R_m + R_l = 1.1 V/(10.8 V/100 k\Omega)$ = 10.370 kΩ
- 6. $R_I = 1.2V/Ir @ OV = RI = 1.2V/(13.2V/100k\Omega) = 9.242k\Omega$
- 7. $R_m = 10.370 k\Omega 9.242 k\Omega = 1.128 k\Omega$
- 8. $R_{\rm u} = 100 k\Omega 10.370 k\Omega = 89.630 k\Omega$
- 9. Choose standard value resistors that most closely approximate these ideal values. Choosing a different total divider resistance value may yield a more ideal ratio with available resistors values.

In our example with the closest standard values of $R_u = 90.9k\Omega$, $R_m = 1.13k\Omega$ and $R_l = 9.31k\Omega$, the nominal UV falling and OV rising will be at 10.9V and 13.3V respectively.

An Advanced Tutorial on Setting UV and OV Levels

This section discusses in additional detail the nuances of setting the UV and OV levels, providing more insight into the ISL870x than the earlier text.

The following equation set can alternatively be used to work out ideal values for a 3 resistor divider string of R_u, R_m and R_I. These equations assume that V_{REF} is the center point between V_{UVRvth} and V_{UVFvth} (i.e. (V_{UVRvth} + V_{UVFvth})/2 = 1.17V), I_{load} is the load current in the resistor string (i.e. V_{IN} /(R_u + R_m + R_I)), V_{IN} is the nominal input voltage and V_{tol} is the acceptable voltage tolerance, such that the UV and OV thresholds are centered at V_{IN} ± V_{tol}. The actual acceptable voltage window will also be affected by the hysteresis at the UV and OV pins. This hysteresis is amplified by the resistor string such that the hysteresis at the top of the string is calculated in Equation 1:

$$Vhys = V_{UVhys} \times V_{OUT} / V_{REF}$$
(EQ. 1)

This means that the V_{IN} \pm V_{tol} thresholds will exhibit hysteresis resulting in thresholds of V_{IN} + V_{tol} \pm V_{hys}/2 and V_{IN} - V_{tol} \pm V_{hys}/2.

There is a window between the V_{IN} rising UV threshold and the V_{IN} falling OV threshold where the input level is guaranteed not to be detected as a fault. This window exists between the limits V_{IN} ± (V_{tol} - V_{hys}/2). There is an extension of this window in each direction up to V_{IN} ± (V_{tol} + V_{hys}/2), where the voltage may or may not be

detected as a fault, depending on the direction from which it is approached. These two equations may be used to determine the required value of Vtol for a given system. For example, if V_{IN} is 12V, Vhys = $(0.1 \times 12)/1.17 = 1.03V$. If V_{IN} must remain within $12V \pm 1.5V$, V_{tol} = 1.5 - 1.03/2 = 0.99V. This will give a window of $12 \pm 0.48V$ where the system is guaranteed not to be in fault and a limit of $12 \pm 1.5V$ beyond which the system is guaranteed to be in fault.

It is wise to check both these voltages for if the latter is made too tight, the former will cease to exist. This point comes when $V_{tol} < V_{hys}/2$ and results from the fact that the acceptable window for the OV pin no longer aligns with the acceptable window for the UV pin. In this case, the application will have to be changed such that UV and OV are provided separate resistor strings. In this case the UV and OV thresholds can be individually controlled by adjusting the relevant divider.

The previous example will give voltage thresholds:

with $V_{\mbox{IN}}$ rising

 $Vr = V_{IN} - V_{tol} + V_{hys}/2 = 11.5Vand$ (EQ. 2) $Vr = V_{IN} + V_{tol} + V_{hys}/2 = 13.5V$

with $V_{\mbox{IN}}$ falling

$$Vf = V_{IN} + V_{tol} - V_{hys}/2 = 12.5Vand$$
 (EQ. 3)
 $Vf = V_{IN} - V_{tol} - V_{hys}/2 = 10.5V$

So with a single three resistor string, the resistor values can be calculated using Equation 4:

$$\begin{aligned} R_{I} &= (V_{REF}/I_{load})(1 - V_{tol}/V_{IN}) \\ R_{m} &= 2(V_{REF} \times V_{tol})/(V_{IN} \times I_{load}) \\ R_{u} &= (1/I_{load}) \times (V_{IN} - V_{REF})(1 + V_{tol}/V_{IN}) \end{aligned}$$
(EQ. 4)

For the above example with Vtol = 0.99V, assuming a 100 μ A lload at V_{IN} = 12V:

 $R_{l} = 10.7k\Omega$ $R_{m} = 1.9k\Omega$ $R_{u} = 107.3k\Omega$

Programming the ENABLE Output Delays

The delay timing between the four sequenced ENABLE outputs are programmed with four external passive components. The delay from a valid V_{IN} (ISL8700 and ISL8701) to ENABLE_A and SEQ_EN being valid (ISL8702) to ENABLE_A is determined by the value of the capacitor on the TIME pin to GND. The external TIME pin capacitor is charged with a 2.6 μ A current source. Once the voltage on TIME is charged up to the internal reference voltage, (V_{TIME_VTH}) the ENABLE_A output is released out of its reset state. The capacitor value for a desired delay (±10%) to ENABLE_A once V_{IN} and SEQ_EN where applicable has been satisfied is determined by using Equation 5:


 $C_{\text{TIME}} = t_{\text{VINSEQpd}} / 770 \text{k}\Omega \tag{EQ. 5}$

Once ENABLE_A reaches V_{TIME_VTH}, the TIME pin is pulled low in preparation for a sequenced off signal via SEQ_EN. At this time, the sequencing of the subsequent outputs is started. ENABLE_B is released out of reset after a programmable time, then ENABLE_C, then ENABLE_D, all with their own programmed delay times.

The subsequent delay times are programmed with a single external resistor for each ENABLE output providing maximum flexibility to the designer through the choice of the resistor value connected from TB, TC and TD pins to GND. The resistor values determine the charge and discharge rate of an internal capacitor comprising an RC time constant for an oscillator whose output is fed into a counter generating the timing delay to ENABLE output sequencing.

The R_{TX} value for a given delay time is defined as Equation 6:

$$R_{TX} = \frac{t_{del}}{1667nF}$$
(EQ. 6)










FIGURE 3. ISL8702 FAULT OPERATIONAL DIAGRAM





Typical Performance Curves


Applications Usage

Using the ISL870xEVAL1 Platform

The ISL870xEVAL1 platform is the primary evaluation board for this family of sequencers. See Figure 15 for a photograph and schematic.The evaluation board is shipped with an **ISL8702** mounted in the left position and with the other device variants loosely packed. In the following discussion, test points names are **bold** on initial occurrence for identification.


The **V**_{IN} test point is the chip bias and can be biased from 2.5V to 24V. The **VHI** test point is for the ENABLE and **FAULT** pull-up voltage which are limited to a maximum of 24V independent of V_{IN}. The UV/OV resistor divider is set so that a nominal 12V on the **VMONITOR** test point is compliant and with a rising OV set at 13.2V and a falling UV set at 10.7V. These three test points (V_{IN},VHI and VMONITOR) are brought out separately for maximum flexibility in evaluation.


VMONITOR ramping up and down through the UV and OV levels will result in the FAULT output signaling the out of



bound conditions by being released to pull high to the VHI voltage as shown in Figures 6 and 7.

Once the voltage monitoring FAULT is resolved and where applicable, the **SEQ_EN**(#) is satisfied, sequencing of the ENABLE X(#) outputs begins. When sequence enabled the ENABLE A, ENABLE B, ENABLE C and lastly **ENABLE D** are asserted in that order and when SEQ EN is disabled, the order is reversed. See Figures 8 and 9 demonstrating the sequenced enabling and disabling of the ENABLE outputs. The timing between ENABLE outputs is set by the resistor values on the TB, TC, TD pins as shown. Figure 10 illustrates the timing from either SEQ EN and/or VMONITOR being valid to ENABLE A being asserted with a 10nF TIME capacitor. Figure 11 shows that ENABLE_X outputs are pulled low even before $V_{IN} = 1V$. This is critical to ensure that a false enable is not signaled. Figure 12 shows the time from SEQ EN transition with the voltage ramping across the TIME capacitor to TIME Vth being met. This results in the immediate pull down of the TIME pin and simultaneous ENABLE_A enabling. Figure 13 illustrates the immunity of the UV and OV inputs to transients.





Application Concerns and Recommendations

When designing the ISL8700 family of products into applications with low supply voltages such as 3.3V, additional filtering to help reduce system noise on the voltage supply input is necessary to ensure proper voltage sequencing operation. It is important that the user-programmed UV threshold is set sufficiently above (i.e. >200mV) the ISL8700 IC's internal POR level, V_{IN_POR}, over the entire operating temperature range. Best design practices include proper decoupling on the supply input (i.e. at least 1µF) as well as an RC filter that can adequately suppress noise on the supply in the user's application, whereby the resistor should be kept < 13 Ω to reduce voltage loss to the already low biased VIN pin.

Coupling from the ENABLE X pins to the sensitive UV and OV pins can cause false OV/UV events to be detected. This is most relevant for ISL8700, ISL8702 parts due to the ENABLE_A and OV pins being adjacent. This coupling can be reduced by adding a ground trace between UV and the ENABLE/FAULT signals, as shown in Figure 14. The PCB traces on OV and UV should be kept as small as practical and the ENABLE_X and FAULT traces should ideally not be routed under/over the OV/UV traces on different PCB layers unless there is a ground or power plane in between. Other methods that can be used to eliminate this issue are by reducing the value of the resistors in the network connected to UV and OV (R2, R3, R5 in Figure 15) or by adding small decoupling capacitors to OV and UV (C2 and C7 in Figure 15). Both these methods act to reduce the AC impedance at the nodes, although the latter method acts to filter the signals, which will also cause an increase in the time that a UV/OV fault takes to be detected.

When the ISL870x is implemented on a hot swappable card that is plugged into an always powered passive back plane, an RC filter is required on the V_{IN} pin to prevent a high dv/dt transient. With the already existing 1µF decoupling capacitor, the addition of a small series R (<13 Ω) to provide a time constant >50µs is all that is necessary.

Only the ISL8702 has a $V_{\mbox{\rm IN}}$ limitation of 14V maximum.





FIGURE 14. LAYOUT DETAIL OF GND BETWEEN PINS 4 AND 5







FIGURE 15. ISL870xEVAL1 PHOTOGRAPH AND SCHEMATIC OF LEFT CHANNEL

TABLE 1. ISL870xEVAL1 LEFT CHANNEL COMPONENT LISTING

COMPONENT DESIGNATOR	COMPONENT FUNCTION	COMPONENT DESCRIPTION
U1	ISL8702, Quad Under/Overvoltage Sequencer	Intersil, ISL8702, Quad Undervoltage, Overvoltage Sequencer
R3	UV Resistor for Divider String	1.1kΩ 1%, 0603
R2	VMONITOR Resistor for Divider String	88.7kΩ 1%, 0603
R5	OV Resistor for Divider String	9.1kΩ 1%, 0603
C1	C _{TIME} Sets Delay from Sequence Start to First ENABLE	0.01μF, 0603
R1	R _{TD} Sets Delay from Third to Fourth ENABLE	120kΩ 1%, 0603
R9	R _{TB} Sets Delay from First to Second ENABLE	3.01kΩ 1%, 0603
R7	R _{TC} Sets Delay from Second to Third ENABLE	51kΩ 1%, 0603
R4, R6, R8, R10, R11	ENABLE_X(#) and FAULT Pull-up Resistors	4kΩ 10%, 0402
C3	Decoupling Capacitor	1μF, 0603

Small Outline Plastic Packages (SOIC)



NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M14.15 (JEDEC MS-012-AB ISSUE C) 14 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIN		
SYMBOL	MIN MAX		MIN	MAX	NOTES
А	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.3367	0.3444	8.55	8.75	3
E	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27	BSC	-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
Ν	14		1	4	7
α	0 ⁰	8 ⁰	0 ⁰	8 ⁰	-

Rev. 0 12/93

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

