




Features and Benefits

- 3.3 to 5 V logic supply range
- Up to 10 MHz data input rate
- High-voltage, high-current outputs
- Darlington current-sink outputs, with improved low-saturation voltages
- CMOS, TTL compatible inputs
- Output transient protection
- Internal pull-down resistors
- Low-power CMOS latches

Packages



Approximate scale 1:1


Description

The A6800 and A6801 latched-input BiMOS ICs merge high-current, high-voltage outputs with CMOS logic. The CMOS input section consists of 4 or 8 data (D type) latches with associated common CLEAR, STROBE, and OUTPUT ENABLE circuitry. The power outputs are bipolar NPN Darlingtons. This merged technology provides versatile, flexible interface. These BiMOS power interface ICs greatly benefit the simplification of computer or microprocessor I/O. The A6800 ICs each contain four latched drivers. A6801 ICs contain eight latched drivers.

The CMOS inputs are compatible with standard CMOS circuits. TTL circuits may mandate the addition of input pull-up resistors. The bipolar Darlington outputs are suitable for directly driving many peripheral/power loads: relays, lamps, solenoids, small DC motors, and so forth.

All devices have open-collector outputs and integral diodes for inductive load transient suppression. The output transistors are capable of sinking 600 mA and can withstand at least 50 V in the off state. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current can only be accomplished by a reduction in duty cycle. Outputs may be paralleled for higher load current capability.

Continued on the next page...



Description (continued)

The A6800SA is furnished in a 14-pin DIP with 7.62 mm (0.300 in.) row centers; the A6800SL and A6801SLW in surface-mountable SOICs; the A6801SA in a 22-pin DIP with 10.16 mm (0.400 in.) row centers; the A6801SEP in a 28-lead PLCC. These devices are lead (Pb) free, with 100% matte tin plated leadframes.

Applications include:

- Relays
- Lamps
- Solenoids
- Small DC motors

Selection Guide

Part Number	Package	Packing
A6800SA-T	14-pin DIP	25 per tube
A6800SL-T	14-pin SOIC	56 per tube
A6800SLTR-T	14-pin SOIC	2500 per reel
A6801SA-T*	22-pin DIP	17 per tube
A6801SEP-T	28-pin PLCC	38 per tube
A6801SEPTR-T	28-pin PLCC	800 per reel
A6801SLW-T	24-pin SOIC	31 per tube
A6801SLWTR-T	24-pin SOIC	1000 per reel


*Variant is in production but has been determined to be LAST TIME BUY. This classification indicates that the variant is obsolete and notice has been given. Sale of the variant is currently restricted to existing customer applications. The variant should not be purchased for new design applications because of obsolescence in the near future. Samples are no longer available. Status date change April 28, 2008. Deadline for receipt of LAST TIME BUY orders is October 31, 2008.

Absolute Maximum Ratings*


Characteristic	Symbol	Notes	Rating	Units
Output Voltage	V _{CE}		50	V
Supply Voltage	V _{DD}		7	V
Input Voltage Range	V _{IN}		-0.3 to V _{DD} + 0.3	V
Continuous Collector Current	Ι _C		600	mA
Operating Ambient Temperature	T _A	Range S	-20 to 85	°C
Maximum Junction Temperature	T _J (max)		150	°C
Storage Temperature	T _{stg}		-55 to 150	°C

*Caution: CMOS devices have input-static protection, but are susceptible to damage when exposed to extremely high static-electrical charges.





Allowable Power Dissipation





			V _{DD} = 3.3 V		$V_{DD} = 5 V$				
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Output Leakage Current	I _{CEX}	V _{OUT} = 50 V	-	_	10	-	_	10	μA
Output Sustaining Voltage	V _{CE(SUS)}	I _{OUT} = 350 mA, L = 3 mH	35	-	_	35	-	-	V
Collector Emitter Coturation		I _{OUT} = 100 mA	-	0.8	1.0	-	0.8	1.0	V
Collector-Emitter Saturation	V _{CE(SAT)}	I _{OUT} = 200 mA	-	0.9	1.1	-	0.9	1.1	V
Voltago		I _{OUT} = 350 mA (See note 2)	-	1.0	1.3	-	1.0	1.3	V
Input Voltage	V _{IN(1)}		2.2	-	_	3.3	_	_	V
input voltage	V _{IN(0)}		-	-	1.1	-	_	1.7	V
Input Resistance	R _{IN}		50	-	-	50	-	-	kΩ
Logic Supply Current	I _{DD(1)}	One output on, I _{OUT} = 100 mA	-	-	1.0	-	_	1.0	mA
Logic Supply Current	I _{DD(0)}	All outputs off	-	130	150	-	130	150	μA
Clamp Diode Leakage Current	l _r	V _r = 50 V	-	-	50	-	-	50	μA
Clamp Diode Forward Voltage	V _f	l _f = 350 mA	-	-	2.0	-	-	2.0	V
Output Fall Time	t _f	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	80	-	-	80	-	ns
Output Rise Time	t _r	V _{CC} = 50 V, R1 = 500 Ω, C1≤30 pF	-	100	-	-	100	-	ns

ELECTRICAL CHARACTERISTICS¹ Unless otherwise noted: $T_A = 25^{\circ}C$, logic supply operating voltage $V_{DD} = 3.0$ to 5.5 V

¹Operation of these devices with standard TTL or DTL may require the use of appropriate pull-up resistors to ensure a minimum logic 1.

²Because of limitations on package power dissipation, the simultaneous operation of multiple drivers can only be accomplished by reduction in duty cycle.

Truth Table


			OUTPUT	OU	IT _N
IN _N	STROBE	CLEAR	ENABLE	t-1	t
0	1	0	0	Х	OFF
1	1	0	0	Х	ON
Х	Х	1	Х	Х	OFF
Х	Х	Х	1	Х	OFF
Х	0	0	0	ON	ON
Х	0	0	0	OFF	OFF

X = irrelevant

t-1 = previous output state

t = present output state






Timing Requirements and Specifications (Logic Levels are V_{DD} and Ground)

Key	Description	Time (ns)
А	Minimum data active time before Strobe enabled (Data Set-Up Time)	25
В	Minimum data active time after Strobe disabled (Data Hold Time)	25
С	Minimum Strobe pulse width	50
D	Maximum time between Strobe activation and transition from output on to output off*	500
E	Maximum time between Strobe activation and transition from output off to output on*	500
F	Maximum time between Clear activation and transition from output on to output off*	500
G	Minimum Clear pulse width	50
Н	Minimum data pulse width	100
t _{dis(BQ)}	Output Enable to output off delay*	500
t _{en(BQ)}	Output Enable to output on delay*	500


*Conditions for output transition testing are: $V_{CC} = 50 \text{ V}$, $V_{DD} = 5 \text{ V}$, $R1 = 500 \Omega$, $C1 \le 30 \text{ pF}$.


NOTE: Information present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output off condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the off contdition, regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.






Note: The A6800 SOIC and DIP packages are electrically identical and share a common terminal number assignment.






A6801 EP Package






TYPICAL APPLICATION UNIPOLAR STEPPER-MOTOR DRIVE




Dwg. No. B-1537

UNIPOLAR WAVE DRIVE


UNIPOLAR 2-PHASE DRIVE




Allegro McroSystems. Inc.




Package A (A6801) 22-pin DIP










For Reference Only (reference JEDEC MS-018 AB) Dimensions in millimeters Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown

A Terminal #1 mark area





Terminal #1 mark area

Reference pad layout (reference IPC SOIC127P1030X265-24M) All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances



Copyright ©2003-2008, Allegro MicroSystems, Inc.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website: www.allegromicro.com

