











TPS61096A

SLVSE09A - APRIL 2017 - REVISED APRIL 2017

# TPS61096A 28-V Output Voltage Boost Converter with Ultra-Low Quiescent Current

### Features

- 1 μA ultra-low I<sub>O</sub> into VIN pin
- Operating Input Voltage from 1.8 V to 5.5 V
- Adjustable Output Voltage from 4.5 V to 28 V
- Selectable Inductor Peak Current:
  - 0.25 A and 0.5 A
- Integrated Power Diode
- Integrated Level Shifters
- 70% Efficiency at 10 µA load
- 12-Pin 3-mm x 2-mm WSON Package
- Create a Custom Design Using the TPS61096A With the WEBENCH® Power Designer

# **Applications**

- Stylus
- Memory LCD Bias
- Sensor Power
- General Purpose Bias
- RF Mems Relay Power

# Description

The TPS61096A is a high output voltage boost converter with ultra-low quiescent current. It is designed for products that require high efficiency at light load conditions powered by either two-cell alkaline, or one-cell Li-lon or Li-polymer battery.

The TPS61096A integrates a 30-V power switch and a power diode. It can output up to 28 Volts. The TPS61096A uses a PFM peak current control scheme to obtain the highest efficiency over a wide range of input and output load conditions. It only consumes 1 µA quiescent current and can achieve up to 70% efficiency under 10-µA load condition.

The TPS61096A can also support selective inductor peak current. With 250-mA current limit, the TPS61096A can reduce inductor ripple so that it reduces external component size for light load applications. With 500 mA current limit, the TPS61096A can provide 30 mA output current for a conversion from 3.3 V to 18 V.

The TPS61096A integrates two-channel low-power level shifters to convert low level signals to output voltage level signals for specific applications. It only consumes 1-µA static current per channel and ensures very low static and dynamic power consumption across the entire output range.


The TPS61096A is available in a 12-pin 3.0-mm x 2.0-mm WSON Package.

#### Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE   | BODY SIZE (NOM) |
|-------------|-----------|-----------------|
| TPS61096A   | WSON (12) | 3 mm x 2 mm     |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application Circuit



Copyright © 2017, Texas Instruments Incorporated



# **Table of Contents**

| 1 | Features 1                           | 8 Application and Implementation 1                     |
|---|--------------------------------------|--|
| 2 | Applications 1                       | 8.1 Application Information                            |
| 3 | Description 1                        | 8.2 Typical Application                                |
| 4 | Revision History2                    | 9 Power Supply Recommendations 1                       |
| 5 | Pin Configuration and Functions      | 10 Layout 1  |
| 6 | Specifications4                      | 10.1 Layout Guidelines                                 |
| • | 6.1 ESD Ratings                      | 10.2 Layout Example                                    |
|   | 6.2 Recommended Operating Conditions | 11 Device and Documentation Support                    |
|   | 6.3 Thermal Information              | 11.1 Device Support                                    |
|   | 6.4 Electrical Characteristics5      | 11.2 Receiving Notification of Documentation Updates 2 |
|   | 6.5 Typical Characteristics          | 11.3 Community Resources                               |
| 7 | Detailed Description9                | 11.4 Trademarks  |
| • | 7.1 Overview                         | 11.5 Electrostatic Discharge Caution                   |
|   | 7.2 Functional Block Diagram         | 11.6 Glossary  |
|   | 7.3 Feature Description              | 12 Mechanical, Packaging, and Orderable                |
|   | 7.4 Device Functional Modes          | Information  |
|   |                                      |  |

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


### 

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



# **5 Pin Configuration and Functions**



## **Pin Functions**

| P     | IN  |      |  |
|-------|-----|------|--|
| NAME  | NO. | TYPE | DESCRIPTION  |
| LVI1  | 1   | 1    | Input of level shifter 1   |
| LVI2  | 2   | I    | Input of level shifter 2   |
| VIN   | 3   | I    | IC power supply input  |
| SW    | 4   | PWR  | Switch pin of the converter. It is connected to inductor.  |
| ILIM  | 5   | I    | Inductor peak current limit selection pin. Logic low voltage to select 250mA peak current limit, logic high voltage to select 500mA peak current limit. Must be actively tied high or low. Do not leave it floating. |
| EN    | 6   | 1    | Enable logic input. Logic high voltage enables the device, logic low voltage disables the device. Must be actively tied high or low. Do not leave it floating.   |
| FB    | 7   | 1    | Voltage feedback of adjustable output voltage. Connect to the center tap of a resistor divider to program the output voltage.  |
| VOSNS | 8   | I/O  | Boost converter output voltage sense pin. Connect an external resistor divider between this pin and FB pin.  |
| VOUT  | 9   | PWR  | Boost converter output   |
| GND   | 10  | PWR  | Ground pin   |
| HVO2  | 11  | 0    | Output of level shifter 2  |
| HVO1  | 12  | 0    | Output of level shifter 1  |



# 6 Specifications

|  |                                | MIN  | MAX | UNIT |
|--|--------------------------------|------|-----|------|
|  | VIN, EN, ILIM, LVI1, LVI2      | -0.3 | 6   | ٧    |
| Voltage range at terminals                     | FB                             | -0.3 | 3.6 | ٧    |
| voltage range at terminals                     | SW, VOUT, VOSNS, HVO1,<br>HVO2 |      |     | V    |
| Operating junction temperature, T <sub>J</sub> | -40                            | 150  | °C  |      |
| Storage temperature, T <sub>stg</sub>          |                                | -65  | 150 | °C   |

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.1 ESD Ratings

|  |   | VALUE  | UNIT |
|--|---|--------|------|
|  | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)              | ± 2000 |      |
| V <sub>(ESD)</sub> Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ± 500  | V    |

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

## 6.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                  |                                | MI | N NC | MAX MAX | UNIT |
|------------------|--------------------------------|----|------|---------|------|
| V <sub>IN</sub>  | Input voltage                  | 1  | .8   | 5.5     | V    |
| V <sub>OUT</sub> | Boost converter output voltage | 4  | .5   | 28      | V    |
| L                | Inductor                       | 1  | .0 2 | 2.2 47  | μН   |
| C <sub>IN</sub>  | Input capacitor                | 1  | .0 4 | l.7     | μF   |
| C <sub>OUT</sub> | Output capacitor               | 1  | 0    | 10 100  | μF   |
| TJ               | Operating junction temperature | -4 | .0   | 125     | °C   |

## 6.3 Thermal Information

|                        |  | TPS61096A  |      |
|------------------------|--|------------|------|
|                        | THERMAL METRIC <sup>(1)</sup>                | DSS (WSON) | UNIT |
|                        |  | 12 PINS    |      |
| $R_{\theta JA}$        | Junction-to-ambient thermal resistance       | 65.1       | °C/W |
| $R_{\theta JC(top)}$   | Junction-to-case (top) thermal resistance    | 72.4       | °C/W |
| $R_{\theta JB}$        | Junction-to-board thermal resistance         | 29.7       | °C/W |
| ΨЈТ                    | Junction-to-top characterization parameter   | 2.5        | °C/W |
| ΨЈВ                    | Junction-to-board characterization parameter | 29.7       | °C/W |
| R <sub>0</sub> JC(bot) | Junction-to-case (bottom) thermal resistance | 10.7       | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



## 6.4 Electrical Characteristics

-40°C ≤ T<sub>J</sub> ≤ 125°C and V<sub>IN</sub>=3.6V. Typical values are at T<sub>J</sub> = 25°C, unless otherwise noted.

|                      | PARAMETER  | TEST CONDITIONS  | MIN                         | TYP  | MAX         | UNIT |
|----------------------|--|--|-----------------------------|------|-------------|------|
| POWER SUF            | PPLY   |  |                             |      |             |      |
| V <sub>IN</sub>      | Input voltage range  |  | 1.8                         |      | 5.5         | V    |
| V <sub>UVLO</sub>    | Undervoltage lockout threshold   | Input voltage rising   |                             | 1.5  | 1.7         | V    |
| 0120                 | Hysteresis   |  |                             | 0.2  | 0.3         | V    |
| I <sub>Q_VIN</sub>   | Quiescent current into VIN pin   | Device enabled, no load, no switching -40°C ≤ T <sub>J</sub> ≤ 85 °C   |                             | 1.2  | 2.5         | μА   |
| I <sub>Q_VOUT</sub>  | Quiescent current into VOUT pin  | Device enabled internal LS main switch on, VOSNS switch on $V_{OUT} = 20 \text{ V}$ , $I_{O}$ to level shifter excluded, $-40^{\circ}\text{C} \leq T_{J} \leq 85 ^{\circ}\text{C}$ |                             |      | 0.2         | μΑ   |
| I <sub>SD</sub>      | Shutdown current into VIN pin  | Device disabled<br>-40°C ≤ T <sub>J</sub> ≤ 85 °C  |                             | 0.07 | 0.3         | μΑ   |
| OUTPUT               |  |  |                             |      | <u> </u>  - |      |
| V <sub>OUT</sub>     | Output voltage range   |  | 4.5                         |      | 28          | ٧    |
| V <sub>REF</sub>     | Internal reference voltage   |  | 0.98                        | 1    | 1.02        | ٧    |
| I <sub>OUT_LKG</sub> | Leakage current into V <sub>OUT</sub> pin                              | Device disabled $V_{OUT} = 20 \text{ V}$ $-40^{\circ}\text{C} \le T_{J} \le 85 ^{\circ}\text{C}$   |                             |      | 0.2         | μΑ   |
| I <sub>FB_LKG</sub>  | Leakage current into FB pin  | V <sub>FB</sub> = 1.0 V  |                             |      | 0.2         | μΑ   |
| $V_{OVP}$            | Output overvoltage protection threshold                                | Rising edge at VOUT pin  | 28.2                        | 29.4 | 30.6        | ٧    |
| V <sub>OVP_HYS</sub> | Overvoltage protection hysteresis                                      |  | 0.4                         | 0.8  | 1.2         | V    |
| POWER SWI            | ITCH AND CURRENT LIMIT   |  |                             |      |             |      |
| R <sub>DS(on)</sub>  | MOSFET on-resistance   | V <sub>IN</sub> = 3.6 V  |                             | 450  | 700         | mΩ   |
| I <sub>ILIM</sub>    | Peak switch current limit  | ILIM = Low   | 0.15                        | 0.25 | 0.35        | Α    |
|                      |  | ILIM = High  | 0.35                        | 0.5  | 0.6         | Α    |
| t <sub>SS</sub>      | Soft-start time  |  |                             | 1    | 4.5         | ms   |
| I <sub>SW_LKG</sub>  | Leakage current into SW pin (from SW pin to GND)                       | Device disabled , $V_{SW} = 20 \text{ V}$ -40°C $\leq T_J \leq 85 \text{ °C}$  |                             |      | 0.5         | μΑ   |
| LEVEL SHIF           | TER  |  |                             |      |             |      |
| $I_{Q_LS}$           | Level shifters quiescent current into $V_{\mbox{\scriptsize OUT}}$ pin | Both level shifter channel enabled, LVIx = Low   |                             | 0.5  | 1           | μΑ   |
|                      |  | Both level shifter channel enabled,<br>LVIx = High   |                             | 1.5  | 3           | μΑ   |
| f <sub>PULSE</sub>   | Pulse frequency  | C <sub>HVOx</sub> ≤ 10 pF  |                             |      | 200         | kHz  |
| $V_{IL}$             | Low level input voltage threshold at LVIx pin                          | Falling edge   | 0.15 ×<br>Vin               |      |             | V    |
| V <sub>IH</sub>      | High level input voltage threshold at LVIx pin                         | Rising edge  |                             |      | 0.8 × Vin   | ٧    |
| V <sub>OH</sub>      | High-level output voltage at HVOx pin                                  | $12 \text{ V} \le \text{V}_{\text{OUT}} \le 28 \text{ V}$ $\text{I}_{\text{HVOx}} = 10  \mu\text{A}$   | V <sub>OUT</sub> –<br>0.1 V |      |             | V    |
|                      |  | 12 V ≤ V <sub>OUT</sub> ≤ 28 V<br>I <sub>HVOx</sub> = 100 μA   | V <sub>OUT</sub> – 0.3 V    |      |             | V    |
| V <sub>OL</sub>      | Low-level output voltage at HVOx                                       | $12 \text{ V} \le \text{V}_{\text{OUT}} \le 28 \text{ V}$ $\text{I}_{\text{HVOx}} = -10  \mu\text{A}$  |                             |      | 0.1         | V    |
|                      |  | 12 V ≤ V <sub>OUT</sub> ≤ 28 V<br>I <sub>HVOx</sub> = -100 μA  |                             |      | 0.3         | V    |
| I <sub>SRC</sub>     | Level shifter high-side FET sourcing current                           | V <sub>OUT</sub> = 20 V,<br>V <sub>HVOx</sub> = 0 V  | 800                         |      |             | μΑ   |
| I <sub>SINK</sub>    | Level shifter low-side FET sinking current                             | V <sub>HVOx</sub> = 20 V   | 800                         |      |             | μΑ   |

Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback



# **Electrical Characteristics (continued)**

-40 °C ≤ T<sub>J</sub> ≤ 125 °C and V<sub>IN</sub>=3.6V. Typical values are at T<sub>J</sub> = 25 °C, unless otherwise noted.


|                       | PARAMETER                                   | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|-----------------------|---|--|-----|-----|-----|------|
| I <sub>in</sub>       | Input leakage current at LVIx pin           | V <sub>OUT</sub> = 0 V to 28 V<br>V <sub>LVIx</sub> = 0 V to 4.5 V   |     |     | 0.5 | μΑ   |
|                       | Propagation delay from input to             | $V_{OUT} = 20 \text{ V, } C_{HVOx} = 5 \text{ pF}$<br>From $V_{LVIx}$ rising above $0.8 \times \text{Vin to}$<br>$V_{HVOx}$ rising above $2 \text{ V}$ |     |     | 500 | ns   |
| t <sub>pd</sub>       | output                                      | $V_{OUT} = 20 \text{ V, } C_{HVOx} = 5 \text{ pF}$<br>From $V_{LVIX}$ falling below 0.15×Vin to $V_{HVOx}$ falling below 18 V                          |     |     | 500 | ns   |
| Control Logic         |   |  |     |     | *   |      |
| V <sub>IL_EN</sub>    | EN pin low level input voltage threshold    |  | 0.4 |     |     | V    |
| V <sub>IH_EN</sub>    | EN pin high level input voltage threshold   |  |     |     | 1.2 | V    |
| V <sub>IL_ILIM</sub>  | ILIM pin low level input voltage threshold  |  | 0.4 |     |     | V    |
| $V_{\text{IH\_ILIM}}$ | ILIM pin high level input voltage threshold |  |     |     | 1.2 | V    |
| I <sub>EN_LKG</sub>   | Leakage current into EN pin                 | V <sub>EN</sub> = 5 V<br>-40°C ≤ T <sub>J</sub> ≤ 85 °C  |     |     | 50  | nA   |
| I <sub>ILIM_LKG</sub> | Leakage current into ILIM pin               | V <sub>ILIM</sub> = 5 V<br>-40°C ≤ T <sub>J</sub> ≤ 85 °C  |     |     | 50  | nA   |
| Protection            |   |  |     |     | '   |      |
| T <sub>SD</sub>       | Overtemperature protection                  | T <sub>J</sub> rising  |     | 150 |     | °C   |
| T <sub>SD_HYS</sub>   | Overtemperature hysteresis                  | T <sub>J</sub> falling below T <sub>SD</sub>   |     | 25  |     | °C   |

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated




# 6.5 Typical Characteristics





# **Typical Characteristics (continued)**





# 7 Detailed Description


### 7.1 Overview

The TPS61096A operates with an input voltage range of 1.8 V to 5.5 V and can generate output voltage up to 28 V. The device operates in a PFM peak current control scheme with selective peak current. This control scheme consumes very low quiescent current so that it is able to achieve high efficiency at light load condition.

The TPS61096A integrates two-channel low power level shifters to convert low voltage logic signals to output voltage for specific applications. It only consumes  $1\mu A$  static current per channel and ensures very low static and dynamic power consumption across the entire output range.



# 7.2 Functional Block Diagram





# 7.3 Feature Description

#### 7.3.1 Controller Circuit

The TPS61096A operates in a PFM with peak current control scheme. The converter monitors the output voltage through feedback pin. As soon as the feedback voltage falls below the reference voltage of typical 1 V, the internal switch turns on and the inductor current ramps up. The switch turns off as soon as the inductor current reaches the setting peak current limit. As the switch turns off, the internal power diode is forward biased and delivers the inductor current to the output. After the inductor current drops to zero, the TPS61096A compares the feedback voltage with the reference voltage. Once feedback voltage falls below the reference voltage, the switch turns on again. In this way, the TPS61096A regulates the output voltage at the target value.

Using this PFM peak current control scheme the converter operates in discontinuous conduction mode (DCM) where the switching frequency depends on the output current. This regulation scheme is inherently stable, allowing a wide selection range for the inductor and output capacitor.




Figure 10. PFM Peak Current Control Operation

#### 7.3.2 Current Limit Selection

The TPS61096A supports selectable current limit thresholds. If the ILIM pin is pulled logic high voltage, a high current limit (500 mA typ.) is selected; if the ILIM pin is connected to logic low voltage, a low current limit (250 mA typ.) is selected. With the low current limit threshold, the TPS61096A allows the use of small size external components, especially the inductor, for light load applications.



#### 7.4 Device Functional Modes

#### 7.4.1 Under-Voltage Lockout

An under-voltage lockout (UVLO) circuit stops the operation of the converter when the input voltage drops below the typical UVLO threshold of 1.3 V. A hysteresis of 200 mV is added so that the device cannot be enabled again until the input voltage goes up to 1.5 V. This function is implemented in order to prevent malfunctioning of the device when the input voltage is between 1.3 V and 1.5 V.

#### 7.4.2 Enable and Disable

When the input voltage is above maximal UVLO rising threshold of 1.7 V and the EN pin is pulled high, the TPS61096A is enabled. When the EN pin is pulled low, the device stops switching, the TPS61096A goes into shutdown mode. In shutdown mode, less than  $1-\mu A$  input current is consumed.

#### 7.4.3 Soft Start

The TPS61096A begins soft start when the EN pin is pulled high. An internal soft-start circuit increases the peak inductor current limit to the final value within typical 1 ms. The soft-start function reduces the inrush current during startup.

#### 7.4.4 Level Shifters

The TPS61096A contains two level shifter channels. Each channel features a logic-level input stage and a high voltage output stage powered from VOUT. The logic low input must be lower than  $0.15 \times \text{Vin}$  and logic high input must be higher than  $0.8 \times \text{Vin}$ . The level shifters have  $200 \cdot \mu \text{A}$  sourcing and sinking capability, and are capable of generating up to 200 kHz pulses with up to 10 pF capacitive load connected to the outputs.




Figure 11. Level Shifter Schematic Illustration



### **Device Functional Modes (continued)**




Figure 12. Level Shifter Timing Diagram

### 7.4.5 Over-voltage Protection

The TPS61096A has internal output over-voltage protection (OVP) function. When the output voltage exceeds the OVP threshold of 29.4 V, the device stops switching. Once the output voltage falls 0.8 V below the OVP threshold, the device resumes operating again.

#### 7.4.6 Thermal Shutdown

The TPS61096A goes into thermal shutdown once the junction temperature exceeds 150°C. When the junction temperature drops below the thermal shutdown temperature threshold minus the hysteresis, typically 125°C, the device starts operating again.



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The TPS61096A is a high output voltage boost converter with ultra-low quiescent current. It is designed for products powered by either two-cell alkaline, or one cell Li-lon or Li-polymer battery, for which high efficiency under light load condition is critical to achieve long battery life operation. It can also support selective inductor peak current. With lower current limit, the TPS61096A can reduce inductor ripple so as to reduce external components size for light load applications. With higher current limit, the TPS61096A can have higher output current capability to meet more application requirements.

The TPS61096A integrates two-channel low-power level shifters to convert low level signals to output voltage signals for specific applications.

### 8.2 Typical Application




Figure 13. 12-V Pulse Generation From 3.6-V Input Voltage

# 8.2.1 Design Requirements

In this typical application, two channel 50-kHz pulse signals of 3.2 V amplitude are output from a controller, and the signals' amplitude is required to be converted. High efficiency under light load is required.

The TPS61096A converts the 3.6-V input voltage to 12-V output voltage first, and this 12-V output voltage provides bias to the integrated two level shifters. The level shifters outputs have no load so the boost converter always works in light load condition.



| Table 1 | . TPS61096A | Design | <b>Parameters</b> |
|---------|-------------|--------|-------------------|
|---------|-------------|--------|-------------------|

| PARAMETER                             | EXAMPLE VALUES      |
|---------------------------------------|---------------------|
| Input voltage                         | 3.6 V               |
| Output voltage                        | 12 V                |
| Input pulse frequency                 | 50 kHz              |
| Input pulse duty cycle                | 50%                 |
| Input pulse amplitude                 | 3.2 V               |
| Output pulse frequency and duty cycle | Same as input pulse |
| Output pulse amplitude                | 12 V                |
| Output load of level shifters         | No load             |

## 8.2.2 Detailed Design Procedure

The following sections describe the selection process of the external components.

### 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS61096A device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

# 8.2.2.2 Programming the Output Voltage

By selecting the external resistor divider R1 and R2, as shown in Equation 1, the output voltage is programmed to the desired value. When the output voltage is regulated, the typical  $V_{REF}$  voltage at FB pin is 1.0 V.

$$V_{OUT} = V_{REF} \times \frac{R1 + R2}{R2}$$
 (1)

For the best accuracy, the current following through R2 should be 100 times larger than FB pin leakage current. Changing R2 towards a lower value increases the robustness against noise injection while has little influence on efficiency at light load, because TPS61096A only samples FB voltage when it is lower than the reference. 110- $k\Omega$  and 10- $k\Omega$  resistors are selected for R1 and R2. High accuracy resistors are recommended for better output voltage accuracy.

#### 8.2.2.3 Maximum Output Current

The maximum output capability of the TPS61096A is determined by the input voltage to output voltage ratio and the current limit of the boost converter. It can be estimated by Equation 2.

$$I_{OUT(max)} = \frac{V_{IN} \times I_{LIM} \times \eta}{2 \times V_{OUT}}$$

where

- $\bullet$  V<sub>IN</sub> is the input voltage
- V<sub>OUT</sub> is the output voltage
- I<sub>LIM</sub> is the peak current limit
- η is the power conversion efficiency

(2)



If an application requires high output current capability of the boost converter, ILIM pin should be tied to logic high voltage to enable a higher current limit. Minimum input voltage, maximum boost output voltage and minimum value of the selected current limit should be used as the worst case condition for the estimation.

In this example, the output load is only the bias current to the level shifters, so it will not reach the maximum output current value.

#### 8.2.2.4 Inductor Selection

Because the PFM peak current control scheme is inherently stable, the inductor value does not affect the stability of the regulator. The selection of the inductor together with the nominal load current, input and output voltage of the application determines the switching frequency of the converter. Depending on the application, inductor values from 1.0  $\mu$ H to 47  $\mu$ H are recommended.

The inductor value determines the maximum switching frequency of the converter. Therefore, select the inductor value that ensures the maximum switching frequency at the converter maximum load current does not exceed the required maximum switching frequency. The maximum switching frequency is calculated by Equation 3:

$$f_{\text{s(max)}} = \frac{V_{\text{IN}} \times (V_{\text{OUT}} - \eta \times V_{\text{IN}})}{L \times V_{\text{OUT}} \times I_{\text{LIM}}}$$

where

L is the selected inductor value

Choose the smaller one between  $V_{IN(max)}$  and  $\frac{\eta \times V_{OUT}}{2}$  to calculate the highest switching frequency across the entire input range.

The selected inductor should have a saturation current that is larger than the maximum peak current of the converter. Use the minimal value of selected current limit for this calculation.

Another important inductor parameter is the dc resistance. The lower the dc resistance, the higher the efficiency of the converter. Table 2 lists the recommended inductors for the TPS61096A.

**INDUCTANCE** DC RESISTANCE **PACKAGE SIZE** MANUFACTURER<sup>(1)</sup> ISAT (A) **PART NUMBER** (µH)  $(m\Omega)$ 2.2 1.7 117 2.0 mm × 1.6 mm DFE201610E-2R2M=P2 TOKO 2.2 1.5 106 3.2 mm × 2.5 mm 74479299222 Wurth 2.2 0.7 200 2.0 mm × 1.2 mm 74479775222A Wurth

**Table 2. Recommended Inductors** 

#### 8.2.2.5 Capacitor Selection

For best output and input voltage filtering, low ESR X5R or X7R ceramic capacitors are recommended.

The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. An input capacitor value of 4.7  $\mu$ F is normally recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. A ceramic capacitor placed as close as possible to the VIN and GND pins of the IC is recommended.

The selection of output capacitor determines the output voltage ripple. The default hysteresis window of Vout is 30mV, but due to the 10-µs internal comparator delay, output ripple gets larger as load gets heavier. The output ripple is calculated with Equation 4:

$$V_{RIPPLE} = \frac{I_{OUT} \times t_{delay}}{C_{OUT}} + 30 \text{ mV}$$

where

- V<sub>RIPPLE</sub> refers to the output voltage ripple
- t<sub>delay</sub> is the internal comparator delay time, typical value 10 μs
- · C<sub>OUT</sub> is effective output capacitance

(4)


<sup>(1)</sup> See Third-Party Products disclaimer



For the output capacitor of VOUT pin, small ceramic capacitors are recommended. Place the output capacitor as close as possible to the VOUT and GND pins of the IC. If, for any reason, the application requires the use of large capacitors which cannot be placed close to the IC, the use of a small ceramic capacitor with a capacitance value of 1  $\mu$ F in parallel to the large one is recommended. This small capacitor should be placed as close as possible to the VOUT and GND pins of the IC. The recommended typical output capacitor values are 10  $\mu$ F (nominal value).


When selecting capacitors, the derating effect of the ceramic capacitor under bias should be considered. Choose the right nominal capacitance by checking the DC bias characteristics of the capacitor. In this example, GRM188R6YA106MA73D, a 10-µF ceramic capacitor with high effective capacitance value at DC biased condition, is selected for the VOUT rail. The performance is shown in the *Application Curves* section.

#### 8.2.3 Application Curves



Submit Documentation Feedback







# 9 Power Supply Recommendations

TPS61096A is designed to operate from an input voltage supply range between 1.8 V to 5.5 V. The power supply can be either two-cell alkaline, or one cell Li-lon or Li-polymer battery. The input supply must be well regulated with the rating of TPS61096A. If the input supply is located more than a few inches from the converter, a bulk capacitance may be required in addition to the ceramic bypass capacitors.

# 10 Layout

# 10.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design, especially at high peak current and high switching frequency. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground paths. The input and output capacitor, as well as inductor should be placed as close as possible to the IC.

### 10.2 Layout Example

A large ground plane on the bottom layer connects the ground pins of the components on the top layer through vias.




Figure 23. Example PCB Layout



# 11 Device and Documentation Support

### 11.1 Device Support

### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 Development Support

## 11.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS61096A device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 28-Sep-2021

#### PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| TPS61096ADSSR    | ACTIVE     | WSON         | DSS                | 12   | 3000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | 61096A                  | Samples |
| TPS61096ADSST    | ACTIVE     | WSON         | DSS                | 12   | 250            | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | 61096A                  | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 28-Sep-2021




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4209244/D





PLASTIC SMALL OUTLINE - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated